[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v1 06/14] xen/riscv: introduce exception context


  • To: Oleksii Kurochko <oleksii.kurochko@xxxxxxxxx>
  • From: Jan Beulich <jbeulich@xxxxxxxx>
  • Date: Mon, 23 Jan 2023 12:13:30 +0100
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=k/84V8jh8KuNwpSSuWdYRMCsqzsH2Grd9uG091Yg3zM=; b=KL0ltV+mZEhqBIiJtWU0WV0Upydzh9a+tVXXvfhE8g9XPfAAxuzOwahRuaUAKq20cTABQQPjStVBgc6le0gtqgpuEu7dCWT/umHK6tGL+UEQIVnJA2j00OrM8JQ8WZ9WW0qz92DOGNGJvf0t4tUngP/wm8hXIfWicMN+tF/LQHD8ffHYUkn0USWZjrZFHv2OVOzKn+ih2+Cm4rLHo4B2Jeol+4aJ4g08nVVwQur1KDy1+Y4ytZEz9m6/bmaS+/Fd+ec3R4ajiSkyhpubBZ8F+wbVuElNzsKh6CrqO9QhXEiVIZ9PBua+fbft6/1KK9PQ3ABJ7hsVciFGeFNI1wDPhg==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Q0YN2RWMod2WpbWVZbMZdyvQyiX0elouOWxPV1aOIM2ta5R3QQvzWksRINh5cznfN3rtYvXvWOfHGfDEgWbgoGZ7srGa5RP5NJPoinPRIWQG46cn7PEvmCfLSXEocQloV53nGeHesYI80/7Tm/N7kSGG+O1t6Tw1CWgY7NKO9RPoy4N59idg3tKCkQvFzehgkW5tKymsNDNUwlsD4S24X/l7GY0/Pc9Vv3so5j8KpAhxg4gf+GE98hsq3ioV6m2SzX5FWaaOvIVn0r30NShnFD/xbOzQBRKsuGyCb6CQt/WLFdavLWuHkVrUaV75uB4MzA0mAUK52T0pJXDuFyQMVQ==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
  • Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Gianluca Guida <gianluca@xxxxxxxxxxxx>, Bob Eshleman <bobbyeshleman@xxxxxxxxx>, Alistair Francis <alistair.francis@xxxxxxx>, Connor Davis <connojdavis@xxxxxxxxx>, Bobby Eshleman <bobby.eshleman@xxxxxxxxx>, xen-devel@xxxxxxxxxxxxxxxxxxxx
  • Delivery-date: Mon, 23 Jan 2023 11:13:43 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 20.01.2023 15:59, Oleksii Kurochko wrote:
> +/* On stack VCPU state */
> +struct cpu_user_regs
> +{
> +    register_t zero;
> +    register_t ra;
> +    register_t sp;
> +    register_t gp;
> +    register_t tp;
> +    register_t t0;
> +    register_t t1;
> +    register_t t2;
> +    register_t s0;
> +    register_t s1;
> +    register_t a0;
> +    register_t a1;
> +    register_t a2;
> +    register_t a3;
> +    register_t a4;
> +    register_t a5;
> +    register_t a6;
> +    register_t a7;
> +    register_t s2;
> +    register_t s3;
> +    register_t s4;
> +    register_t s5;
> +    register_t s6;
> +    register_t s7;
> +    register_t s8;
> +    register_t s9;
> +    register_t s10;
> +    register_t s11;
> +    register_t t3;
> +    register_t t4;
> +    register_t t5;
> +    register_t t6;
> +    register_t sepc;
> +    register_t sstatus;
> +    /* pointer to previous stack_cpu_regs */
> +    register_t pregs;
> +};

What is the planned correlation of this to what x86 a Arm have in their
public headers (under the same name)? I think the public header want
spelling out first, and if a different internal structure is intended to
be used, the interaction between the two would then want outlining in
the description here.

Jan



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.