[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 3/4] x86/i387: Rework fpu_fxrstor() given a newer toolchain baseline


  • To: Jan Beulich <jbeulich@xxxxxxxx>
  • From: Nicola Vetrini <nicola.vetrini@xxxxxxxxxxx>
  • Date: Mon, 05 Jan 2026 17:13:03 +0100
  • Arc-authentication-results: i=1; bugseng.com; arc=none smtp.remote-ip=162.55.131.47
  • Arc-message-signature: i=1; d=bugseng.com; s=openarc; a=rsa-sha256; c=relaxed/relaxed; t=1767629583; h=MIME-Version:Date:From:To:Cc:Subject:In-Reply-To:References: Message-ID:X-Sender:Organization:Content-Type: Content-Transfer-Encoding; bh=kkkFcPaTtOnOacVvxiO1is934CxyV1Z9JxBRoNWjIe8=; b=WiNhFvHwd41+8F8EINIUtKlrnCJIclSioIgt0ClUuMDCl5WA+pfN4Df8+tTFPSuWTojN Njzokpky/Uy9It6uaQqUvQxmbQWaYxMiCJr5VX5Wln2fIoGODqsrNB/NoI3mkQ4Fi72oe K0M/V9NxD69RUs/b7zzIS+PSJdPzjx5Tv5bmVzP9e0yNAP3K4rq2sAPMxnWFG8mO/aMVT U4eUIS85Tebs6Tunk00LDf+38kZqlxIgLbSOPkwWNTQeM0cxSkiTQJoAsQgb+lOLUNEVQ aQ5rT2qPIevMXmucqjCZffD/tmuihQvm0DqBlVmXSgsf2ljy2mISq1cyR6ToL3SVx7OeV yOn9XUkYM8jkvLcpblh8nZaGjhQE2goKWePKiN0Cvf7lE6aYEC+IpK5Gd36COPwN2mD71 14IY7hA/2dFCpc6gsIQN4rY94fDsbDjLh39qyWdfYgQXTIfEo45nFhRtq4irkMtXVlXZ9 Vw5UESOtYqJGELX/HVMo0js+dRPN5a8tHgIDB8U4T1wf9J0u1V78hE4BQTSrzg9rXxxW7 yh9redpMcz22JaBUVDFW/Ore5vJvp11QWvvyawo7jfiV2eF+WuDOxwyBaRz1gaDJxRASx YcMPB0ids0zF7ujTwaX59n7LW2wJnybq1iVv48ZLcsdtP6geOtGuFgoiqid+Xaw=
  • Arc-seal: i=1; d=bugseng.com; s=openarc; a=rsa-sha256; cv=none; t=1767629583; b=k9/wDpfh6enap/4FiX9zDlTUS0sJ2aW8gQ2Kn8nRk512+t0gEm3Mu4ln46rREGjcY7hF T7lDOQn8QjHfTp7GdMrZBWc7INSGF6P7xGyEZIEOD5tBEsT7eeTAhfYRqMFaXzr0APIYb nydbX4HD+Ks4mCs4CpF/OICkmf2t+0trndeOpZxdXZfOeUMeETk09Cg5KReKd8n7fY1F7 HYrIzATn+UaT8T1SSKLIiJaBls0MlkQLJkpfTkW0dnlRjRt55uS+MOqkovUEjLaGsQmgl fkEMKtOvODu1GYZtXZSuI0HneFyrpCGDzFKn9M+wDlh5hglE/cnncY4K+65iXAIiKpPEY 3DDY+e70F6SgJ+frP60HYl43IzETNX+so2ZGxQdsPGUytSro9oEOzuaNM6VuB7hIuicni vyWtDMVI4yfVJa5wPOdwfeLI/upOXrhiCJEVswxNaJwB929m8+GMMtAGoSuzpdfYixSyc 8/LdeidR1vOEkvpRgXXYrlvErCeqzWf2OsyKbG0of85FvwpbB4MEg1OyAO2LarnFbaAyF jzfD+AuyDSO6Q5nh/Ubv8+uZibRB1OXmcXlDya6tNpuX+ieoKvVpaNoIyCUSCTS5LpNSt Ce9yT/j+RZ9x+HNF2oxZMcF2TX/DuuQNjvhKvw05MobQLZKWkJl88AGBigbtxyc=
  • Authentication-results: bugseng.com; arc=none smtp.remote-ip=162.55.131.47
  • Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • Delivery-date: Mon, 05 Jan 2026 16:13:12 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 2026-01-05 16:52, Jan Beulich wrote:
On 30.12.2025 14:54, Andrew Cooper wrote:
Use asm goto rather than hiding a memset() in the fixup section. With the compiler now able to see the write into fpu_ctxt (as opposed to the asm constraint erroneously stating it as input-only), it validly objects to the
pointer being const.

While FXRSTOR oughtn't to fault on an all-zeros input, avoid a risk of an infinite loop entirely by using a fixup scheme similar to xrstor(), and
crashing the domain if we run out options.

Question being - does ...

--- a/xen/arch/x86/i387.c
+++ b/xen/arch/x86/i387.c
@@ -38,7 +38,8 @@ static inline void fpu_xrstor(struct vcpu *v, uint64_t mask)
 /* Restore x87 FPU, MMX, SSE and SSE2 state */
 static inline void fpu_fxrstor(struct vcpu *v)
 {
-    const fpusse_t *fpu_ctxt = &v->arch.xsave_area->fpu_sse;
+    fpusse_t *fpu_ctxt = &v->arch.xsave_area->fpu_sse;
+    unsigned int faults = 0;

     /*
      * Some CPUs don't save/restore FDP/FIP/FOP unless an exception
@@ -59,49 +60,41 @@ static inline void fpu_fxrstor(struct vcpu *v)
* possibility, which may occur if the block was passed to us by control * tools or through VCPUOP_initialise, by silently clearing the block.
      */
+ retry:
     switch ( __builtin_expect(fpu_ctxt->x[FPU_WORD_SIZE_OFFSET], 8) )
     {
     default:
-        asm_inline volatile (
+        asm_inline volatile goto (
             "1: fxrstorq %0\n"
-            ".section .fixup,\"ax\"   \n"
-            "2: push %%"__OP"ax       \n"
-            "   push %%"__OP"cx       \n"
-            "   push %%"__OP"di       \n"
-            "   lea  %0,%%"__OP"di    \n"
-            "   mov  %1,%%ecx         \n"
-            "   xor  %%eax,%%eax      \n"
-            "   rep ; stosl           \n"
-            "   pop  %%"__OP"di       \n"
-            "   pop  %%"__OP"cx       \n"
-            "   pop  %%"__OP"ax       \n"
-            "   jmp  1b               \n"
-            ".previous                \n"
-            _ASM_EXTABLE(1b, 2b)
-            :
-            : "m" (*fpu_ctxt), "i" (sizeof(*fpu_ctxt) / 4) );
+            _ASM_EXTABLE(1b, %l[fault])
+            :: "m" (*fpu_ctxt)
+            :: fault );
         break;
+
     case 4: case 2:
-        asm_inline volatile (
-            "1: fxrstor %0         \n"
-            ".section .fixup,\"ax\"\n"
-            "2: push %%"__OP"ax    \n"
-            "   push %%"__OP"cx    \n"
-            "   push %%"__OP"di    \n"
-            "   lea  %0,%%"__OP"di \n"
-            "   mov  %1,%%ecx      \n"
-            "   xor  %%eax,%%eax   \n"
-            "   rep ; stosl        \n"
-            "   pop  %%"__OP"di    \n"
-            "   pop  %%"__OP"cx    \n"
-            "   pop  %%"__OP"ax    \n"
-            "   jmp  1b            \n"
-            ".previous             \n"
-            _ASM_EXTABLE(1b, 2b)
-            :
-            : "m" (*fpu_ctxt), "i" (sizeof(*fpu_ctxt) / 4) );
+        asm_inline volatile goto (
+            "1: fxrstor %0\n"
+            _ASM_EXTABLE(1b, %l[fault])
+            :: "m" (*fpu_ctxt)
+            :: fault );
         break;
     }
+
+    return;
+
+ fault:
+    faults++;
+
+    switch ( faults )
+    {
+    case 1: /* Stage 1: Reset all state. */
+        memset(fpu_ctxt, 0, sizeof(*fpu_ctxt));
+        goto retry;
+
+    default: /* Stage 2: Nothing else to do. */
+        domain_crash(v->domain, "Uncorrectable FXRSTOR fault\n");
+        return;

... this then count as unreachable and/or dead code in Misra's terms? Nicola?
Sure, Eclair wouldn't be able to spot it, but that's no excuse imo.

Jan

Right now, probably not, but even if it did, an ASSERT_UNREACHABLE can be added in the default branch to deal with that.

--
Nicola Vetrini, B.Sc.
Software Engineer
BUGSENG (https://bugseng.com)
LinkedIn: https://www.linkedin.com/in/nicola-vetrini-a42471253



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.