[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: Arch-neutral name for hardware interrupt support


  • To: Jane Malalane <jane.malalane@xxxxxxxxxx>
  • From: Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • Date: Thu, 4 Nov 2021 10:30:00 +0100
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=efBHgVNGpIbGL1nFIdEWwrOtaSf7azmEN6szJRLeU2Y=; b=AkfAYMpKq0UDmXoYQRPos1MsFGMEhOZ65e7ngdpPJGNJHFPDK7O0olIlkeQQ+Lm7tbchuMedZbpn6e2rHcquN8X2YTFMk2Y3iY37TYN0xrE1T5EwX/eLV0JzI9J9FgJoLBwBkc0PxoKgsel6hnWIacJY0fmA4gNtMarRQzrKLx8VTPj9fSKzgyJf/uY8gIDY4lzB+zfdn+z8MK08tIUgzlyi8NskYbdIj0xjPTQ9xaM0O7jqrYgvpM+S94hIeO1lg1DqHxP42U/io5TwO6gp+QNBGtXsJpazVxE8wH56HgZnlN2Pv1GvhM1WtWvo/fLx4MR0whSt2fLo+t/aMwHWBg==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=M/EC5jxa8K1HlV06YWDlWH1HS2ghWyz41o4FKPNrbLvj5+rVasRpk2HGvjaGpi+EPr3BsrCVlUOaZsJU73jlS/ZJzTDsl539tNQaCk38MFfeaXwsyTxLA6h0f+FnZ0S+m14qvfjJ/Isg7HE9pYTOfjlls/Rmh9/pHDof3a+JyMYHxYBK+L8Xz2EqKoNOktuFZtHbZn+yMwxDwSbX0Lw1ohe9gnYn8eqRp9E/T4BJusx6+Wyno5h+2S2gsyekf8BtcrJZK2vQ9UKS4IMKcRss5iuaABWvsN7sdmmjiKoQT2IqqzYLZw3AO1sBWyljIXnU2VzFm2Ok+LU7UXBkVACV9Q==
  • Authentication-results: esa4.hc3370-68.iphmx.com; dkim=pass (signature verified) header.i=@citrix.onmicrosoft.com
  • Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Wei Liu <wl@xxxxxxx>, Julien Grall <julien@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, Bobby Eshleman <bobbyeshleman@xxxxxxxxx>, Alistair Francis <alistair.francis@xxxxxxx>, Connor Davis <connojdavis@xxxxxxxxx>
  • Delivery-date: Thu, 04 Nov 2021 09:30:23 +0000
  • Ironport-data: A9a23:SbOHGKAaeGjkVhVW/0Xlw5YqxClBgxIJ4kV8jS/XYbTApD4r3z0Dy zAeUW7SOviMY2SkKI9zady+px9SvsXSyNJlQQY4rX1jcSlH+JHPbTi7wuYcHM8wwunrFh8PA xA2M4GYRCwMo/u1Si6FatANl1ElvU2zbue6WLGs1hxZH1c+EX540U47wobVv6Yz6TSHK1LV0 T/Ni5W31G+Ng1aY5UpNtspvADs21BjDkGtwUm4WPJinj3eH/5UhN7oNJLnZEpfNatI88thW5 Qr05OrREmvxp3/BAz4++1rxWhVirrX6ZWBihpfKMkQLb9crSiEai84G2PQghUh/sxqrx+Fb5 8p3kI2tRxwTEK3AgvlEekwNe81+FfUuFL7vJHG+tYqYzlHccmuqyPJrZK00FdRGoKAtWzgIr KFGbmBWBvyAr7veLLaTUO5ji95lNMD2FIgepmth3XfSCvNOrZXrHvWbtIMJjW9YasZmQdbDe vcSS2RTcy/ufjMTOEwrA80Xg7L97pX4W2IB8w/EzUYt2EDZywZ7wbX2MN7Yf9WMbcpQl0ec4 GnB+gzRPBYeM9COzCufxViljOTPgCDTVZobEfuz8fsCqFaUwGoUChEfS1qgifa8g0+6HdlYL iQ88y4vtrQ79VbtQMP0WRa5u1abshVaUN1Ve8Uh8x2EwKfQ5wefB0AHQyRHZdhgs9U5LRQo3 FKUm9LiBRR0raaYD3ma89+8vT60fCQYM2IGTSsFVhcepcnuppkpiRDCRcolF7S65vX3BDXxz jaivCU4wbIJgqYjyKGT7V3BxTW2qfD0ohUdv1uNGDj/t0UgOdDjN9fABUXnAehoFKm7Fmirk 2c+vtmD4vs0I5GBjjHUabBYdF223MqtPDrZiF9pOpAu8TWx5nKuFbxtDCFCyFRBaZhdJ2KwC KPHkUYIvcIIYiP2BUNiS9vpU5xC8ET2KTjyuhk4hPJqa4M5SgKI9ToGiaW4jzG0yxhEfU3S1 P6mnSeQ4ZQyVfsPINmeHb51PVoXKsYWnzO7qXfTlUXP7FZmTCTJIYrpyXPXBgzD0IuKoR/O7 /FUPNaQxhNUXYXWO3eMrN9NcAhTfSJjVPgaTvC7kMbZcmKK/0l7WpfsLU4JIdQ5z8y5aM+Rp hlRpXO0OHKg3CaaeG1mm1hoaa/1XIYXkJ7IFXdEALpc4FB6OdzHxP5GL/MfJOB7nMQ+na8cZ 6RUIK2oX6UQIgkrDhxANPERWqQ5L0/17e9PVgL4CAUCk2lIHVOVqoG/I1KwqUHjzEOf7KMDn lFp7SuCKbIrTAV+FsfGLvWpylK6p38Gn+xuGUDPJ7FulI/EquCG8gT90a06Jd8iMxLGymfI3 gqaG05A9+LMv5U04J/CgqXd99WlFO53H0x7GWjH7OnpaXmGrzT7mYIQAvyVeT39VX/v/Pnwb +ti0PyhYuYMm0xHstQgHu8zn74+/dbmu5RT0h9gQCfQd12uB745eiuG0MBDu7dj3LhcvQfqC EuD9sMDYeeCOd//EU5XLw0gN7zR2fYRkzjUzPI0PESlu3MnoOvZCR1fZkDehjZcIb15NJIe7 d0g4MNGuRaijhcKM8qdinwG/Wq7MXFdAb4ssYsXAdG3h1NzmE1Ce5HVFgT//IqLN4dXKkAvL zKZ2PjCirBbyhaQenY/DyGQj+9UhJBIsxFW1l4SYV+On4Od1PMw2RRQ9xUxTxhUkUobg74iZ DAzOh0nP7iK8hdpmNNHDjKlFAx2DRGE/lD8lgkSn2rDQkj0DmHAIQXR4wpWEJz1J46EQgVmw Q==
  • Ironport-hdrordr: A9a23:BgvCB6EVmKCJ72igpLqFdJHXdLJyesId70hD6qkvc3Jom52j+P xGws526faVslYssHFJo6HnBEClewKgyXcT2/hsAV7CZnidhILMFuBfBOTZsljd8kHFh4pgPO JbAtdD4b7LfChHZKTBkXGF+r8bqbHtms3Y5pa9vgRQpENRGtpdBm9Ce3em+yZNNXB77PQCZf 2hDp0tnUvfRZ1bVLX3OlA1G8z44/HbnpPvZhALQzYh9Qm1lDutrJr3CQKR0BsyWy5Ghe5Kyx mLryXJooGY992rwB7V0GHeq7xQhdva09NGQOiBkNIcJDnAghuhIK5hR7qBljYop/zH0idnrP D85zMbe+hj4XLYeW+45TPrxgnbyT4rr0TvzFeJ6EGT6fDRdXYfMY5slIhZehzW5w4Lp9dnyp 9G2Gqfqt5+EQ7AtD6V3amJazha0m6P5VYym+8aiHJSFaEEbqVKkIAZ9ERJVL8dASPB7pw9Gu UGNrCc2B9vSyLZU5nlhBgr/DT1NU5DWituA3Jy9PB96gIm30yQlCAjtYsidnRpzuN1d3AL3Z WDDk1SrsA6ciYhV9MKOA4we7rENoXze2O5DIuzGyWtKEhVAQOGl3bIiI9Fk91CPqZ4lacPpA ==
  • Ironport-sdr: f0qwi2xV04NLmTOCHM8wIeYUh6b1TqdKxbLLlWY8jxGmcu94e+9y/N7Yl9LcQBcP/lUlwJrnMJ RMKyTooGP+os1fHmTB2e5d66qsAZ6LUzzleOGQu1rFeuWyKI7pnCEvTvfhUVPAozI5bqx+A9Ib IozvCZcpr0Ci9czdAjou1adMlIlKCUmo++GHvIyXDBohlMydVxFdCR1+TROh/BX8n80KPED5/3 T0AZBgs5eMXkzCMYMn0dUICog3OH8L0d1PYnUr+BS4JeLZ7EHVS1s4OUMneJxo7Xe9TlP+CnTL cVujxG0DgSSbO60j/cBgdDnu
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On Wed, Nov 03, 2021 at 10:16:26AM +0000, Jane Malalane wrote:
> On 02/11/2021 08:51, Roger Pau Monné wrote:
> > On Mon, Nov 01, 2021 at 10:47:26AM +0000, Andrew Cooper wrote:
> > > Hello,
> > > 
> > > On ARM, the GIC is a hard prerequisite for VMs.
> > > 
> > > I can't remember what the state of RISCV is, but IIRC there is still
> > > some debate over how interrupts are expected to work under virt.
> > > 
> > > On x86, the story is very different.  PV have no hardware assistance,
> > > while HVM hardware assistance depends on hardware support.  Therefore we
> > > want to introduce a new CDF flag so we can control the setting per
> > > domain, rather than globally as it is done now.
> > > 
> > > This brings us to the question of what a suitable architecture name
> > > would be.
> > > 
> > > Hardware Virtual Interrupts is a little too close to Hardware Virtual
> > > (Machine) Introspection, and Hardware Assisted Interrupts (mirroring
> > > HAP) doesn't seem great either.
> > > 
> > > Thoughts / ideas / suggestions?
> > Is this going to cover both hardware assisted interrupt
> > controller and assisted interrupt delivery (ie: APIC virtualization
> > and posted interrupts in x86 speak) or just one of them?
> > 
> > Thanks, Roger.
> 
> It's not going to cover IOMMU posted interrupts, only CPU posted interrupts.

IMO it needs to be something like Hardware {assisted,virtual}
interrupt controller, or some such, to differentiate from IOMMU posted
interrupts, which will likely use Hardware {assisted,virtual}
interrupts. So:

 * Hardware {assisted,virtual} interrupt controller: all APIC related
   hardware assisted emulation.
 * Hardware {assisted,virtual} interrupts: IOMMU posted interrupts.

I prefer `assisted` rather than `virtual`, but I'm not a native
speaker so my taste could go against what most prefer.

Regards, Roger.



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.