[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 1/2] arm: Add Neoverse N1 processor identifation
- To: xen-devel@xxxxxxxxxxxxxxxxxxxx
- From: Bertrand Marquis <bertrand.marquis@xxxxxxx>
- Date: Tue, 18 Aug 2020 14:47:38 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=TYJMbgCjsVtQxJDE4asG9d2dsFVlVeeCOTFbaGNEEng=; b=TyJVdbKQt1F/NdU5CxMva6AkAEBI4+LV4hu8VEAjrFPKWyvWkADqlT1kpotY5gMartBYn74Gb03jtbJnrJg/CJ/Gpt6s/hGFYPOfnfdoXkXI3ZDD4gzCTXO5yn81yoDIyQ2hiKLglbKzWqKACHD8OKfo7LFXULZP9vvDz3r0Dw6Rdfm3HLU6Fe+M4nzfPOGLLtBXOch5mbrpE7J3fZn5T541NSP7WneTKt5PaQ6D+v5r0A3Au2Pb+Ru4mA6kZ3XvS7rq0sTc06npfyl2Qq6tWSV1hF1h9Cd3nQeDn5jOutDapGbaKdQOB3+X3BNqAVBI4PVJA+IimU2AMD6sk8h5Sg==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SSf8XdxsnqCn2eNcKPjXCckMhFewXXXY1ZQeUBRma4P7t3QOhTCNL1O5I6XZxGdp7GS02GYloHmQH+yBZVotJnYbTVlSF4uarKTdnLI8xVkF9L1EisNjQAIiYJXvnHlkWuPBhuIcJeD+hGqCBxvjcp5pqYd51sA5BYzldGTJfgXGsxViVr1C2RomoJtX2m/ETm0BmwCQ6Yqm2YTlORJMfzs2lNNaXgpQLyYOSmsI8nJlcafDGzPi9xdrdhaTVp5cGDrQRkxIJ9IdcWYpV0x2esw4ZBZqefDFwKPsFArBebFpQB4ZvuRz1rVet92SvRCubxjvbXAnOo+r6ywKD4LljA==
- Authentication-results-original: lists.xenproject.org; dkim=none (message not signed) header.d=none; lists.xenproject.org; dmarc=none action=none header.from=arm.com;
- Cc: nd@xxxxxxx, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, Wei Chen <wei.chen@xxxxxxx>, Andre Przywara <andre.przywara@xxxxxxx>
- Delivery-date: Tue, 18 Aug 2020 13:48:47 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: lists.xenproject.org; dkim=none (message not signed) header.d=none;lists.xenproject.org; dmarc=none action=none header.from=arm.com;
Add MIDR and CPU part numbers for Neoverse N1
Signed-off-by: Bertrand Marquis <bertrand.marquis@xxxxxxx>
---
xen/include/asm-arm/processor.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/xen/include/asm-arm/processor.h b/xen/include/asm-arm/processor.h
index aa642e3ab2..3ca67f8157 100644
--- a/xen/include/asm-arm/processor.h
+++ b/xen/include/asm-arm/processor.h
@@ -58,6 +58,7 @@
#define ARM_CPU_PART_CORTEX_A73 0xD09
#define ARM_CPU_PART_CORTEX_A75 0xD0A
#define ARM_CPU_PART_CORTEX_A76 0xD0B
+#define ARM_CPU_PART_NEOVERSE_N1 0xD0C
#define MIDR_CORTEX_A12 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A12)
#define MIDR_CORTEX_A17 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A17)
@@ -68,6 +69,7 @@
#define MIDR_CORTEX_A73 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A73)
#define MIDR_CORTEX_A75 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A75)
#define MIDR_CORTEX_A76 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A76)
+#define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_NEOVERSE_N1)
/* MPIDR Multiprocessor Affinity Register */
#define _MPIDR_UP (30)
--
2.17.1
|
