[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xen-devel] [PATCH] x86/splitlock: CPUID and MSR details

On 20.02.2020 20:58, Andrew Cooper wrote:
> A splitlock is an atomic operation which crosses a cache line boundary.  It
> serialises operations in the cache coherency fabric and comes with a
> multi-thousand cycle stall.
> Intel Tremont CPUs introduce MSR_CORE_CAPS to enumerate various core-specific
> features, and MSR_TEST_CTRL to adjust the behaviour in the case of a
> splitlock.
> Virtualising this for guests is distinctly tricky owing to the fact that
> MSR_TEST_CTRL has core rather than thread scope.  In the meantime however,
> prevent the MSR values leaking into guests.
> Signed-off-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>

Feel free to throw in - with Wei's R-b you don't need my ack anymore,
but I thought I'd reply anyway to avoid you having to wait a couple
of days.


Xen-devel mailing list



Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.