WARNING - OLD ARCHIVES

This is an archived copy of the Xen.org mailing list, which we have preserved to ensure that existing links to archives are not broken. The live archive, which contains the latest emails, can be found at http://lists.xen.org/
   
 
 
Xen 
 
Home Products Support Community News
 
   
 

xen-devel

RE: [Xen-devel] Vitrual TLBs

To: "Anthony Liguori" <aliguori@xxxxxxxxxx>, "Liang Yang" <multisyncfe991@xxxxxxxxxxx>
Subject: RE: [Xen-devel] Vitrual TLBs
From: "Sameer Ahuja" <sameer.ahuja@xxxxxxxxxxx>
Date: Tue, 21 Nov 2006 09:25:00 +0530
Cc: Tim Deegan <Tim.Deegan@xxxxxxxxxxxxx>, sameer.ahuja81@xxxxxxxxx, xen-devel@xxxxxxxxxxxxxxxxxxx
Delivery-date: Mon, 20 Nov 2006 20:18:47 -0800
Envelope-to: www-data@xxxxxxxxxxxxxxxxxx
List-help: <mailto:xen-devel-request@lists.xensource.com?subject=help>
List-id: Xen developer discussion <xen-devel.lists.xensource.com>
List-post: <mailto:xen-devel@lists.xensource.com>
List-subscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=subscribe>
List-unsubscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe>
Sender: xen-devel-bounces@xxxxxxxxxxxxxxxxxxx
Thread-index: AccM3lcihPWYshwxQ/upbWzbHX3XkgAQc19A
Thread-topic: [Xen-devel] Vitrual TLBs
No Anthony, I didn't refer to shadow paging. I meant virtual TLB's only.
I know that shadow tables are maintained in XEN.

-----Original Message-----
From: Anthony Liguori [mailto:aliguori@xxxxxxxxxx] 
Sent: Tuesday, November 21, 2006 1:31 AM
To: Liang Yang
Cc: Sameer Ahuja; Tim Deegan; sameer.ahuja81@xxxxxxxxx;
xen-devel@xxxxxxxxxxxxxxxxxxx
Subject: Re: [Xen-devel] Vitrual TLBs

Liang Yang wrote:
> AMD will provide support for nested paging that caches address 
> translations
> to reduce memory accesses in its latest quad-core CPUs. As the
hypervisor
> can get pretty bogged down managing all of this and the processor is
> constantly switching from guest OS mode to hypervisor mode and back, 
> Nesting
> page tables and caching memory addresses are ways of freeing things up

> as it
> cuts down on memory access time.
>
> So Xen may not need such kind of virtual TLB anymore.

If by virtual TLB you are actually referring to shadow paging (and I 
would argue that they are very different concepts), then sorry, I 
misunderstood the initial question.

Yes, Xen supports shadow paging.  Both Intel and AMD are planning on 
supporting hardware shadow paging too in future processors.  I think it 
remains to be see if the hardware shadow paging is flexible enough to 
totally replace software shadow paging.

Regards,

Anthony Liguori

> Liang
>
> ----- Original Message -----
> From: "Anthony Liguori" <aliguori@xxxxxxxxxx>
> To: "Sameer Ahuja" <sameer.ahuja@xxxxxxxxxxx>
> Cc: "Tim Deegan" <Tim.Deegan@xxxxxxxxxxxxx>;
<sameer.ahuja81@xxxxxxxxx>;
> <xen-devel@xxxxxxxxxxxxxxxxxxx>
> Sent: Monday, November 20, 2006 9:53 AM
> Subject: Re: [Xen-devel] Vitrual TLBs
>
>
>> Sameer Ahuja wrote:
>>> Hi,
>>>
>>> Does XEN have the concept of virtual TLBs?
>>>
>>
>> Not really.
>>
>> Regards,
>>
>> Anthony Liguori
>>
>>> Regards,
>>> Sameer
>>>
>>> _______________________________________________
>>> Xen-devel mailing list
>>> Xen-devel@xxxxxxxxxxxxxxxxxxx
>>> http://lists.xensource.com/xen-devel
>>>
>>>
>>
>>
>> _______________________________________________
>> Xen-devel mailing list
>> Xen-devel@xxxxxxxxxxxxxxxxxxx
>> http://lists.xensource.com/xen-devel
>>
>
>
> _______________________________________________
> Xen-devel mailing list
> Xen-devel@xxxxxxxxxxxxxxxxxxx
> http://lists.xensource.com/xen-devel


_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel

<Prev in Thread] Current Thread [Next in Thread>