[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [BUG] Intel Alder Lake guest PMU unusable because Xen vPMU rejects IA32_PERF_GLOBAL_CTRL bit 48
- To: "Mr. Hoorn" <md.career@xxxxxxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- Date: Sat, 12 Sep 2026 14:52:52 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=NOKSh6BxD5VXXqyNqZg+SJpNEwAtvVAm8qKkETfBAuE=; b=YaGBh0NvGzeVjUazxOhWjc1v7Pm3Rokb0UKGdhPbqr3hx9/ZSuYTG5iGekIYJKY7YRlkjfTGKQd4Ng938L3CSWRhKsCtfxssMhgHjojbuY3Ex4Ej7hE33u01U/g4rCz6yW9UvXY2FEUTm1zW113G5VseN7YUBguF2+9Da3+pWFr3yI12HAiIjHO41shWHUFSWqiYEJBaHwzqKWJD1qCKKYBXU9j5cRaUqmvWJpVSUY8V7YE8VlfnQf7O8CNjtaLc9nD/uNRSvJAzt8zszZNRxuBJwXLHj6enfYDrE72cXogctiXeW22ti/g7Y4utJjr7cSSZlzBkcFPru+9xYz6tkA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=XV9QPt5j5FEGPaBRaUaPA5aLaVSHTf5wrdvXQ9MjjxJYpzqK3XwWlaipSluabtMKi9EepWwd5GPFsgLWGdUc6LiH0euLV9XGwigq6JVxHDrJRil0lu6iMyBHeZ7BG0uOqgUYL/nrItgkqKVXCNPCspX7pDz8r6+QDP9fQBCxXASzNMZRZceo096HmZ+FZjBHGadoKFcLN2HM4G8n/Ol/yNdIe+kcmW0IC3aFtyU9lqASBC2/mi+Z4B7oBdcoGs+CXT4yQUZ+jHRjh7HDJWc+lyoJAistdmxjn6tUC4ocMfearCJ2gT7QL2rN4/eouAYEZiPzVlEHguIukfAcnHBnGQ==
- Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=citrix.com header.i="@citrix.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
- Autocrypt: addr=andrew.cooper3@xxxxxxxxxx; keydata= xsFNBFLhNn8BEADVhE+Hb8i0GV6mihnnr/uiQQdPF8kUoFzCOPXkf7jQ5sLYeJa0cQi6Penp VtiFYznTairnVsN5J+ujSTIb+OlMSJUWV4opS7WVNnxHbFTPYZVQ3erv7NKc2iVizCRZ2Kxn srM1oPXWRic8BIAdYOKOloF2300SL/bIpeD+x7h3w9B/qez7nOin5NzkxgFoaUeIal12pXSR Q354FKFoy6Vh96gc4VRqte3jw8mPuJQpfws+Pb+swvSf/i1q1+1I4jsRQQh2m6OTADHIqg2E ofTYAEh7R5HfPx0EXoEDMdRjOeKn8+vvkAwhviWXTHlG3R1QkbE5M/oywnZ83udJmi+lxjJ5 YhQ5IzomvJ16H0Bq+TLyVLO/VRksp1VR9HxCzItLNCS8PdpYYz5TC204ViycobYU65WMpzWe LFAGn8jSS25XIpqv0Y9k87dLbctKKA14Ifw2kq5OIVu2FuX+3i446JOa2vpCI9GcjCzi3oHV e00bzYiHMIl0FICrNJU0Kjho8pdo0m2uxkn6SYEpogAy9pnatUlO+erL4LqFUO7GXSdBRbw5 gNt25XTLdSFuZtMxkY3tq8MFss5QnjhehCVPEpE6y9ZjI4XB8ad1G4oBHVGK5LMsvg22PfMJ ISWFSHoF/B5+lHkCKWkFxZ0gZn33ju5n6/FOdEx4B8cMJt+cWwARAQABzSlBbmRyZXcgQ29v cGVyIDxhbmRyZXcuY29vcGVyM0BjaXRyaXguY29tPsLBegQTAQgAJAIbAwULCQgHAwUVCgkI CwUWAgMBAAIeAQIXgAUCWKD95wIZAQAKCRBlw/kGpdefoHbdD/9AIoR3k6fKl+RFiFpyAhvO 59ttDFI7nIAnlYngev2XUR3acFElJATHSDO0ju+hqWqAb8kVijXLops0gOfqt3VPZq9cuHlh IMDquatGLzAadfFx2eQYIYT+FYuMoPZy/aTUazmJIDVxP7L383grjIkn+7tAv+qeDfE+txL4 SAm1UHNvmdfgL2/lcmL3xRh7sub3nJilM93RWX1Pe5LBSDXO45uzCGEdst6uSlzYR/MEr+5Z JQQ32JV64zwvf/aKaagSQSQMYNX9JFgfZ3TKWC1KJQbX5ssoX/5hNLqxMcZV3TN7kU8I3kjK mPec9+1nECOjjJSO/h4P0sBZyIUGfguwzhEeGf4sMCuSEM4xjCnwiBwftR17sr0spYcOpqET ZGcAmyYcNjy6CYadNCnfR40vhhWuCfNCBzWnUW0lFoo12wb0YnzoOLjvfD6OL3JjIUJNOmJy RCsJ5IA/Iz33RhSVRmROu+TztwuThClw63g7+hoyewv7BemKyuU6FTVhjjW+XUWmS/FzknSi dAG+insr0746cTPpSkGl3KAXeWDGJzve7/SBBfyznWCMGaf8E2P1oOdIZRxHgWj0zNr1+ooF /PzgLPiCI4OMUttTlEKChgbUTQ+5o0P080JojqfXwbPAyumbaYcQNiH1/xYbJdOFSiBv9rpt TQTBLzDKXok86M7BTQRS4TZ/ARAAkgqudHsp+hd82UVkvgnlqZjzz2vyrYfz7bkPtXaGb9H4 Rfo7mQsEQavEBdWWjbga6eMnDqtu+FC+qeTGYebToxEyp2lKDSoAsvt8w82tIlP/EbmRbDVn 7bhjBlfRcFjVYw8uVDPptT0TV47vpoCVkTwcyb6OltJrvg/QzV9f07DJswuda1JH3/qvYu0p vjPnYvCq4NsqY2XSdAJ02HrdYPFtNyPEntu1n1KK+gJrstjtw7KsZ4ygXYrsm/oCBiVW/OgU g/XIlGErkrxe4vQvJyVwg6YH653YTX5hLLUEL1NS4TCo47RP+wi6y+TnuAL36UtK/uFyEuPy wwrDVcC4cIFhYSfsO0BumEI65yu7a8aHbGfq2lW251UcoU48Z27ZUUZd2Dr6O/n8poQHbaTd 6bJJSjzGGHZVbRP9UQ3lkmkmc0+XCHmj5WhwNNYjgbbmML7y0fsJT5RgvefAIFfHBg7fTY/i kBEimoUsTEQz+N4hbKwo1hULfVxDJStE4sbPhjbsPCrlXf6W9CxSyQ0qmZ2bXsLQYRj2xqd1 bpA+1o1j2N4/au1R/uSiUFjewJdT/LX1EklKDcQwpk06Af/N7VZtSfEJeRV04unbsKVXWZAk uAJyDDKN99ziC0Wz5kcPyVD1HNf8bgaqGDzrv3TfYjwqayRFcMf7xJaL9xXedMcAEQEAAcLB XwQYAQgACQUCUuE2fwIbDAAKCRBlw/kGpdefoG4XEACD1Qf/er8EA7g23HMxYWd3FXHThrVQ HgiGdk5Yh632vjOm9L4sd/GCEACVQKjsu98e8o3ysitFlznEns5EAAXEbITrgKWXDDUWGYxd pnjj2u+GkVdsOAGk0kxczX6s+VRBhpbBI2PWnOsRJgU2n10PZ3mZD4Xu9kU2IXYmuW+e5KCA vTArRUdCrAtIa1k01sPipPPw6dfxx2e5asy21YOytzxuWFfJTGnVxZZSCyLUO83sh6OZhJkk b9rxL9wPmpN/t2IPaEKoAc0FTQZS36wAMOXkBh24PQ9gaLJvfPKpNzGD8XWR5HHF0NLIJhgg 4ZlEXQ2fVp3XrtocHqhu4UZR4koCijgB8sB7Tb0GCpwK+C4UePdFLfhKyRdSXuvY3AHJd4CP 4JzW0Bzq/WXY3XMOzUTYApGQpnUpdOmuQSfpV9MQO+/jo7r6yPbxT7CwRS5dcQPzUiuHLK9i nvjREdh84qycnx0/6dDroYhp0DFv4udxuAvt1h4wGwTPRQZerSm4xaYegEFusyhbZrI0U9tJ B8WrhBLXDiYlyJT6zOV2yZFuW47VrLsjYnHwn27hmxTC/7tvG3euCklmkn9Sl9IAKFu29RSo d5bD8kMSCYsTqtTfT6W4A3qHGvIDta3ptLYpIAOD2sY3GYq2nf3Bbzx81wZK14JdDDHUX2Rs 6+ahAA==
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- Delivery-date: Sat, 12 Sep 2026 13:53:21 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 12/09/2026 1:56 pm, Mr. Hoorn wrote:
> Hi,
>
> I have isolated what appears to be an incompatibility between Xen's
> Intel vPMU implementation and Linux's Alder Lake hybrid PMU
> initialization.
>
> Host:
>
> Qubes OS
> Xen 4.17.5
> vpmu=1
> /sys/hypervisor/pmu/pmu_mode = self
> /sys/hypervisor/pmu/pmu_features = 0x0
>
> Guest:
>
> PVH
> Fedora 43
> Linux 7.0.11 (also reproduced with 6.12)
> Alder Lake hybrid PMU detected
>
> With an unmodified kernel, Linux reports:
>
> Performance Events: Alderlake Hybrid events, Intel PMU driver.
>
> but then faults while enabling the P-core PMU:
>
> unchecked MSR access error: WRMSR to 0x38f
> tried to write 0x000100070000003f
> __intel_pmu_enable_all
>
> 0x38f is IA32_PERF_GLOBAL_CTRL. The failing value contains bit 48
> (GLOBAL_CTRL_EN_PERF_METRICS).
>
> On Alder Lake, Linux explicitly enables this for the hybrid_big PMU in
> arch/x86/events/intel/core.c:
>
> } else if (pmu->pmu_type & hybrid_big) {
> pmu->intel_cap.perf_metrics = 1;
>
> Xen 4.17's Intel vPMU appears not to include bit 48 in the accepted
> global control mask and consequently rejects the MSR write.
>
> The practical result is that ordinary hardware counters are also
> unusable. For example, perf stat reported zero cycles/instructions.
>
> As a diagnostic workaround I built Linux 7.0.11 with only:
>
> pmu->intel_cap.perf_metrics = 1;
>
> changed to:
>
> pmu->intel_cap.perf_metrics = 0;
>
> After booting that kernel, the WRMSR fault disappears completely and
> ordinary PMU counters immediately work:
>
> 12,228,346,996 cpu_core/cycles/
> 27,471,544,939 cpu_core/instructions/
>
> A repeated run produced approximately the same instruction count and
> sensible cycle counts.
>
> So the issue appears causal: Linux enables Alder Lake P-core
> PERF_METRICS through IA32_PERF_GLOBAL_CTRL[48], Xen rejects that bit,
> and PMU initialization is effectively broken as a consequence.
>
> I have not yet tested current xen.git, so this may already have been
> addressed after 4.17. Is bit 48 / Intel PERF_METRICS supported by the
> current vPMU implementation? If not, I think Xen should either
> virtualize it or expose PMU capabilities such that the guest does not
> attempt to enable it.
>
> I can provide further traces or test a Xen patch if useful.
Thankyou for the report, but this won't have been fixed.
Xen has no real knowledge of Hybrid; this is a known and out standing issue.
~Andrew
|