[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v5 2/3] arm/mpu: Introduce `v8r_el1_msa` device tree property for domains


  • To: Jan Beulich <jbeulich@xxxxxxxx>
  • From: Luca Fancellu <Luca.Fancellu@xxxxxxx>
  • Date: Mon, 11 May 2026 12:59:45 +0000
  • Accept-language: en-GB, en-US
  • Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 4.158.2.129) smtp.rcpttodomain=suse.com smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
  • Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=oHQ6ELv4z7rKgce1afPVoeXUmD67Zg8B2xFMpYIteCI=; b=qNwQcS2kP0h7/GRQmvXW/KBP0bsDVjwjgaC9lVd2v6zP7FDy6QKPROMtwVFJ3jU4xmLHo9kmyrCe7vU1E0OCSz9+h2AemGKeIbteXlDBFUn5/xaOLVM/CVRTMJlsxdkn19ExTSixFf/S24MJ9yR4SUmBTKRVHcx/tSD7z7oTxK62ZGewOM06CaGH7FTiptuhSdNBxoz7yhdS0fFgTeOi4ve3jdDHOAVUaP6tOG0XV1zpwv1h/K4Fbu/F4nYd0pAsnrRBMDma3WA/To2PpMMvSo46j8imkJRCW/XKDx1+OOKAkEvDuSki7FmF+Kcvqa1XJ2O3Ol4ZVGmCVdwg9+r46w==
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=oHQ6ELv4z7rKgce1afPVoeXUmD67Zg8B2xFMpYIteCI=; b=y3L7qbZZxoLGH4ESxXuFDr1vEn/EHRLY18GAYhCs8F2NcpHuPt+a1kkob6igYFgV3BuXzGn2EqRM7SDUBaiQ2CvVGlPkobv1UgFSAsXgFEXGNCZjE/j0s8mvbip7S2/p5UATL6pQ9L/URXKFp29pDHjQ8jcVDwMPg5nVlG5+lKVB7IM3ZI0uW9OrHqMiuQNIXaqitZYMBqXCm+B2NApK6rBLaIcvT18F5JSPHul3ZL/QD0DFCJkM0/l0ietnQ2u8gx+UgLuFThMipPQoZ3cc0az7hrP6olEzj1iuBs0EphNXldrROteFlFvN/cOBU1KQjmRtjTPzU2tWrBjbQNdXCw==
  • Arc-seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=LdRvRyiZ1uU2e8OAejhISg1E23+bu1rIY2h1LZsDAeKSSFqEsuZHP/wcpCPnRIiPFLjE9KYSfWKAXiGm1aYCeH1FpGospFCWSFhprcBAlEX9CkSBnuf+DjRHDijGhNEUX3HgB5hR8z+JoFeWvIsNuQ+3DxB/rnL+26535FrtHcIBmlaYqdaTisyMEgEE99FcOuvzT1x9FncvbK2ABMa2AM9CAabBxmiTVwaHtnmEqlYWDWq7ldaFxMhdtIGfZZfLlm6R35g7CEe9jtdVGkI2l0nrt6lWY2uB/pNBbVTyJwZ+1cDKRjWDFyO9+IiqR9CMKfe2rknekEGgkVhT3H/kYw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=EDb/3JVLSh4wHM3Nq7qgA7VICSqjyaaenJpPJ1NPtuZBOXpLMByDeVns1bkeZtg7zRN+51G1kJuKO3DBLk1MKdhg9qMEc4m726c9Wrtm2j8VpilKdVMFjZ1tmyBkTjOsuB8lU/a/Z3nBGmrI5CVryUIgKbnR78HdQsiOnpDMs0Db9bD04Q1sVkJLtNw9QRetiN1n09pzti+L8uHWvxo5nPgxYvRhs3Hq5jqx+z+9tUE/VXTx2XYDCVFsA7TUuKmNVBIyZdEi+SS3/pwYWfx9dJkqr9ZeDPjPxyfyvwOIHDbq9T25P4SKb8thgBNgdoI4JxbIHMZyUQd3pfJoUpgfFA==
  • Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=arm.com header.i="@arm.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"; dkim=pass header.s=selector1 header.d=arm.com header.i="@arm.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"
  • Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
  • Cc: Harry Ramsey <Harry.Ramsey@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <Bertrand.Marquis@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Anthony PERARD <anthony.perard@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • Delivery-date: Mon, 11 May 2026 13:01:04 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Nodisclaimer: true
  • Thread-index: AQHc3vfGpFkxMscyakiMWMN4gJbZfLYIlReAgAA46oA=
  • Thread-topic: [PATCH v5 2/3] arm/mpu: Introduce `v8r_el1_msa` device tree property for domains

Hi Jan,

> On 11 May 2026, at 10:35, Jan Beulich <jbeulich@xxxxxxxx> wrote:
> 
> On 08.05.2026 16:33, Luca Fancellu wrote:
>> --- a/xen/include/public/arch-arm.h
>> +++ b/xen/include/public/arch-arm.h
>> @@ -330,6 +330,10 @@ DEFINE_XEN_GUEST_HANDLE(vcpu_guest_context_t);
>> #define XEN_DOMCTL_CONFIG_ARM_SCI_NONE      0
>> #define XEN_DOMCTL_CONFIG_ARM_SCI_SCMI_SMC  1
>> 
>> +#define XEN_DOMCTL_CONFIG_ARM_V8R_EL1_MSA_NONE    0
>> +#define XEN_DOMCTL_CONFIG_ARM_V8R_EL1_MSA_PMSA    1
>> +#define XEN_DOMCTL_CONFIG_ARM_V8R_EL1_MSA_VMSA    2
>> +
>> struct xen_arch_domainconfig {
>>     /* IN/OUT */
>>     uint8_t gic_version;
>> @@ -355,6 +359,8 @@ struct xen_arch_domainconfig {
>>     uint32_t clock_frequency;
>>     /* IN */
>>     uint8_t arm_sci_type;
>> +    /* IN */
>> +    uint8_t v8r_el1_msa;
>> };
> 
> Can you please take the opportunity and insert (and check) explicit
> padding, so that the next uint8_t field addition won't require ...
> 
>> --- a/xen/include/public/domctl.h
>> +++ b/xen/include/public/domctl.h
>> @@ -30,9 +30,9 @@
>>  * fields) don't require a change of the version.
>>  * Stable ops are NOT covered by XEN_DOMCTL_INTERFACE_VERSION!
>>  *
>> - * Last version bump: Xen 4.19
>> + * Last version bump: Xen 4.22
>>  */
>> -#define XEN_DOMCTL_INTERFACE_VERSION 0x00000017
>> +#define XEN_DOMCTL_INTERFACE_VERSION 0x00000018
> 
> ... such a bump?

Yes, will be part of v6, thanks for your review.

Cheers,
Luca




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.