[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[XEN][PATCH] x86/hvm: vlapic: move vlapic_set_ppr/apicv_write() under CONFIG_INTEL_VMX


  • To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Grygorii Strashko <grygorii_strashko@xxxxxxxx>
  • Date: Thu, 23 Oct 2025 15:20:37 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=642h5+FniBCLD4l5vas8nhJnb+JNQoIG1lDR7i0oVtA=; b=piUOCqWkSNIcY7B95S55Mh4x35KokgIHKPBw11sA24lWjkP3ZcV4WgpzHDwlq5eAgHUMIpXbnjmWDcr2QQTC85FoA0ijmwqqa89+0n3H+j/NO9uBSS7ffhpYHzmdIfqsFetCf2IVcQafGn9cr49CwXTRA9jxWVwyqzwxTYkIA+PIzPAuqrYozoB8Bv8KYxKuQ2rfnsBBO0+Sa8PlPvMTfxBL9kgYeZHJnH70dGWNK3abkeGwfNWOFpWN0hDPe9fWqgwmgkS4Sbg4wjw+8culOeEkdP88NVlviX4DETPr7tb9P0GzObLzzCBrloZL4B2CddkchCEgySo3MbXr8WLbXQ==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=IWPxEH+MaBdKd1ofg5aFcCZ45DXnuYtafTPCrmrdGcyR55cJ8cIRSxxoSCuR1FCzUzZRurdoq8hUQBJ7zbHZDyA7GdSE4l1WV009fTV9ccz/Cn5hj99gcg1V0L3BRoFm4A16p6dI9e15bkpxMyR9UBs8e73FAmhQgUoXd3TusYHzG4JpU3vh9+o/eC1ZJBjx1r2MxxUvJm7fq07kuNOPg8q0ndxl8nfswniJ6KUkwcP0ViIzg0jWNANayIF85L0ri3QaF5WigMA8mO/AznXMV/XCbdnHPulc8mAO/S9HGBCBCRdICMkiY8IzDExZjyUBXAWv8K6CCYFOI43tJoMEsQ==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=epam.com;
  • Cc: Grygorii Strashko <grygorii_strashko@xxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • Delivery-date: Thu, 23 Oct 2025 15:20:47 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHcRDCVvYQlUVcQfkOsfzQeJfAtOA==
  • Thread-topic: [XEN][PATCH] x86/hvm: vlapic: move vlapic_set_ppr/apicv_write() under CONFIG_INTEL_VMX

From: Grygorii Strashko <grygorii_strashko@xxxxxxxx>

Functions:
 - vlapic_apicv_write()
 - vlapic_set_ppr()
are used by Intel VMX code only, so move them under CONFIG_INTEL_VMX ifdef.

Signed-off-by: Grygorii Strashko <grygorii_strashko@xxxxxxxx>
---
 xen/arch/x86/hvm/vlapic.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/xen/arch/x86/hvm/vlapic.c b/xen/arch/x86/hvm/vlapic.c
index 98a54efc7bdc..4121285daef8 100644
--- a/xen/arch/x86/hvm/vlapic.c
+++ b/xen/arch/x86/hvm/vlapic.c
@@ -215,6 +215,7 @@ static uint32_t vlapic_get_ppr(const struct vlapic *vlapic)
     return ppr;
 }
 
+#ifdef CONFIG_INTEL_VMX
 uint32_t vlapic_set_ppr(struct vlapic *vlapic)
 {
    uint32_t ppr = vlapic_get_ppr(vlapic);
@@ -222,6 +223,7 @@ uint32_t vlapic_set_ppr(struct vlapic *vlapic)
    vlapic_set_reg(vlapic, APIC_PROCPRI, ppr);
    return ppr;
 }
+#endif
 
 static bool vlapic_match_logical_addr(const struct vlapic *vlapic, uint32_t 
mda)
 {
@@ -984,6 +986,7 @@ static int cf_check vlapic_mmio_write(
     return X86EMUL_OKAY;
 }
 
+#ifdef CONFIG_INTEL_VMX
 int vlapic_apicv_write(struct vcpu *v, unsigned int offset)
 {
     struct vlapic *vlapic = vcpu_vlapic(v);
@@ -1002,6 +1005,7 @@ int vlapic_apicv_write(struct vcpu *v, unsigned int 
offset)
 
     return X86EMUL_OKAY;
 }
+#endif
 
 int guest_wrmsr_x2apic(struct vcpu *v, uint32_t msr, uint64_t val)
 {
-- 
2.34.1



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.