[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v7 1/7] x86: suppress ERMS for internal use when MISC_ENABLE.FAST_STRING is clear
- To: Jan Beulich <jbeulich@xxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Jason Andryuk <jason.andryuk@xxxxxxx>
- Date: Wed, 16 Jul 2025 16:09:58 -0400
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=suse.com smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0)
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qAJMn6EwKQTDWUQ9IZSZ2kRVjC+n/8TyZxE1WeWBC38=; b=HYxANU+nx3wKSn/7D2al1Dua5AL8kC9omu+8hULVrYZIWUIMSY6hTDe8p2L1FLOO/jPKPSRTfXlnMRksNTKYesRxr4p6MmqJ740fZ6PY7b0oqF0nCGwNNaDG530yRt3QTKNLq96nPZcxFPSBQ3DEK+b7uTrZaqaqMOcmPagXoylUTQNfTH8AL/buYtH2nzkTauHBXO9qGFkmUJXG7+215ESJScOBkqsfh3inEbM/eXgGNilxovDQ2RUkTrxrDNCXy8J40DNeNzQQqwaN/GXNB3knHAJTTAt0sjq9OjxLaDiFt47zFmeuFBRxu5OfhMZrUGLdgYt/fYa6ZxcMZACObA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ppLTjpPrC1m/6SGiDx4zl+FvCeim38w/Ne4vhXyminAaLvGVdMflgdWytFQquAM8lhyaqLP5Y231LiHSffTWt3MzUHNnHoKZjtOpijTZbRp1dbXu0eKXp3witMqB+HBCEjeGG16uJGejbJ/8dOm1qsYDN4e3asupScvhZLiQo51KD/XRgfRRJMpnPhwD5kx7Wzm4zFXzgpEV66awqcGC5MxtuRO+SLWerOS/WVw+u3wsxCepzUK1AhnYGN8TMB4+DwWcbfF4iKlo6rkGZmDdZsa3+hVFwxRTJrfYd3FoEQD6rutym2xybv2U75qo9VCFiTpr1AvWxNgdsF4/GNIt3A==
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Wed, 16 Jul 2025 20:20:45 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 2025-07-02 08:15, Jan Beulich wrote:
Before we start actually adjusting behavior when ERMS is available,
follow Linux commit 161ec53c702c ("x86, mem, intel: Initialize Enhanced
REP MOVSB/STOSB") and zap the CPUID-derived feature flag when the MSR
bit is clear.
Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx>
Reviewed-by: Jason Andryuk <jason.andryuk@xxxxxxx>
|
