[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

RE: [PATCH v4 07/15] xen/cpufreq: fix core frequency calculation for AMD Family 1Ah CPUs


  • To: Jan Beulich <jbeulich@xxxxxxxx>
  • From: "Penny, Zheng" <penny.zheng@xxxxxxx>
  • Date: Wed, 7 May 2025 06:12:11 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qScM/HNPsHuM5fcWLL01+zdYCBxtF8vmW0h8LWyZ78A=; b=W0ba6zqJee8YnR1Sor6WmLjRw1ZvYNGlUN83OTelDvo2mcpzcVd0xzT9y/gFzpbNHcsaU/UtvKLvdTPtVN+gY9qG2kkle3IYsKNPMjjDyy7DwzyG4S1KBuYzNGqXSGmaJcK91dDic6vUiiOAPC1n2sCDBmdKIkemhoI2+LtA7cbAQKsbzm0lFketnE3edGnSrENR29Ts/+kCH8GcTK4rzhpPiX7wS9dPzVXbweEv82XF9v/y6RUV1bdCnaey+ExygO36nEVycMDm7m81LVY/Fc/NauIJK15iMOzSTroCIXl1gq94G1kwJ2GiJv3L6mQWwndGchmDcS3vzTdSBtDQTw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=v8BHaQmhg7F64FSbzXe4OGMod+bCuOVYGjpTlbrBMaUz1GN+AVFC8BHG1pyoM9LzEjiJkRUHNJxDaiSDZXVfo8didfYFqpdoeTTs39olSmO+KxufXGKbnTFMWT3RDNuF9Snnngq8Gs85m90lVPh9LXZBdmHqJskWTIWc5uUeJRjRRyFPhboxeEhmnylBTMn/HGhvp0aNe7oJFnY3MHi8qPi50t1Uxn82kCAkNY05k//IFdzU6Jd8L9YumhmahNlxgHX/JlWCyKM+iQQkaIIlEqPYTWgqCKj0kQTc9nD8U7cNySGfyJtGZ4qWYIp+Qflbx/RdnUxGq0yZKs64cc2SpA==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com;
  • Cc: "Huang, Ray" <Ray.Huang@xxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • Delivery-date: Wed, 07 May 2025 06:12:26 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Msip_labels: MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_ActionId=1c164910-7122-49ab-8719-3ada28a77e73;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_ContentBits=0;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_Enabled=true;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_Method=Privileged;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_Name=Open Source;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_SetDate=2025-05-07T06:11:40Z;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_Tag=10, 0, 1, 1;
  • Thread-index: AQHbrRCpjadEsJgkvkaYqq8R9zYjVrOn/wMAgB7NzCA=
  • Thread-topic: [PATCH v4 07/15] xen/cpufreq: fix core frequency calculation for AMD Family 1Ah CPUs

[Public]

Hi,

> -----Original Message-----
> From: Jan Beulich <jbeulich@xxxxxxxx>
> Sent: Thursday, April 17, 2025 11:23 PM
> To: Penny, Zheng <penny.zheng@xxxxxxx>
> Cc: Huang, Ray <Ray.Huang@xxxxxxx>; Andrew Cooper
> <andrew.cooper3@xxxxxxxxxx>; Roger Pau Monné <roger.pau@xxxxxxxxxx>; xen-
> devel@xxxxxxxxxxxxxxxxxxxx
> Subject: Re: [PATCH v4 07/15] xen/cpufreq: fix core frequency calculation for 
> AMD
> Family 1Ah CPUs
>
> On 14.04.2025 09:40, Penny Zheng wrote:
> > AMD Family 1Ah CPU needs a different COF(Core Operating Frequency)
> > formula, due to a change in the PStateDef MSR layout in AMD Family 1Ah.
> > In AMD Family 1Ah, Core current operating frequency in MHz is
> > calculated as
> > follows:
> >     CoreCOF = Core::X86::Msr::PStateDef[CpuFid[11:0]] * 5MHz
> >
> > We introduce a helper amd_parse_freq() to parse cpu min/nominal/max
> > core frequency from PstateDef register, to replace the original macro 
> > FREQ(v).
> > amd_parse_freq() is declared as const, as it mainly consists of
> > mathematical conputation.
> >
> > Signed-off-by: Penny Zheng <Penny.Zheng@xxxxxxx>
>
> As to the title: I don't think "fix" is appropriate here. Or else I'd expect 
> a Fixes: tag
> to be there, which I think would be hard for you to fish out (as the earlier 
> changes
> here weren't broken; information on Fam1A simply wasn't available at the 
> time).
>

I will change it to "Expand core frequency calculation for AMD Family 1Ah 
CPUs", or any better suggestion?

> > --- a/xen/arch/x86/cpu/amd.c
> > +++ b/xen/arch/x86/cpu/amd.c
> > @@ -570,12 +573,35 @@ static void amd_get_topology(struct cpuinfo_x86 *c)
> >                                                            :
> > c->cpu_core_id);  }
> >
> > +static uint64_t amd_parse_freq(unsigned char c, uint64_t value)
>
> Considering how it's used, does "value" need to be any wider than unsigned 
> int?
> What about the return type?
>

Value is the value of 64bit PstateDef MSR, although we are only using the lower 
32bit to calculate frequency
Maybe its better to leave it as uint64_t ?
I'll change the return type to unsigned int, and do the following check anyhow
        #define INVAL_FREQ_MHZ  (~(unsigned int)0)
        if ( freq >= UINT_MAX )
                return INVAL_FREQ_MHZ;
        else
                return (unsigned int) freq;

> I also think the first argument would better be unsigned int, and would 
> better be
> named e.g. "family".
>

Understood

> Jan

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.