[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] x86: limit issuing of IBPB during context switch
- To: Jan Beulich <jbeulich@xxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Andrew Cooper <Andrew.Cooper3@xxxxxxxxxx>
- Date: Mon, 25 Jul 2022 12:15:24 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=mj5BS7CNdwXmyx7Ynyd6mTcKHsXDU2C+LCrXRK/9TzQ=; b=cHxpfBb+rDSC0muyoLVDmem0pMdWufujl36apYroLNJUP2K3Kjx+7KW1pGH4x43iwEOjEnbDIW7Eu8+p3XB9cEv/6W+Q0y2e5GoMt9T1n/qNMetCMoWiMcHa0ofTBhKQSa3+W0dPNlsI2ryElxCtOv391kCptHG/dikgvfswHErGTi7ArznRenPm2bhi3UnJX15S3o9zZUqxJJjYoaZS53QS0xmBnLpQmWJ6UsITfa+qa96BVXoVTS3A68W4ds6Dn2xtjXYCljZcHtX81YhpTl2jEg6hAW9Qt6RLiPCZ4PdsbvibDClk0AB5m9bmiz8Ap3Ugq9m4lK9yvURptku4oQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=TBprPQ8UUS56any+8vmm/7FefxwAU22AqmwMe5gYmVC4kJ4IJL32B++nXKTm46kFADy/97+VZ9Gm/LCGilWhHNI/tVkiIeBEK/xA8A3K0UwoGKCUfgh2Q0gV1iqAbhaNBUaAi23lhUh6G4e+e5+OYfiEQ5eQOqiMPFfhiNz3QDtZCgOYD+4mZJhWFKjo7ZBDFEX0gLrkn2StV5GCwjuJ6wla5LEPio5E0lyDl/wmmRkDc2c14o23ArqzTQDEz5kS8bVdGUcq75nmSU0nkvpETH1GAhCjtolKBEWX+/mrGDwNo5EGw8j7g3mFW+lcHumhH2l834W20scb3X+TaUluJA==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
- Cc: Wei Liu <wl@xxxxxxx>, Roger Pau Monne <roger.pau@xxxxxxxxxx>
- Delivery-date: Mon, 25 Jul 2022 12:15:39 +0000
- Ironport-data: A9a23:tfRBa66QQNsFmd8zxyj5igxRtCHGchMFZxGqfqrLsTDasY5as4F+v jBLDG3UMveCYTahKNgkb43noB8O7ZWDndJiHQBp/3s9Hi5G8cbLO4+Ufxz6V8+wwmwvb67FA +E2MISowBUcFyeEzvuVGuG96yM6jclkf5KkYMbcICd9WAR4fykojBNnioYRj5VhxNO0GGthg /uryyHkEALjimUc3l48sfrZ8ksw5qmq4Vv0g3RlDRx1lA6G/5UqJMp3yZGZdxPQXoRSF+imc OfPpJnRErTxpkpF5nuNy94XQ2VSKlLgFVHmZkl+AsBOtiNqtC0qupvXAdJHAathZ5dlqPgqo DlFncTYpQ7EpcQgksxFO/VTO3kW0aGrZNYriJVw2CCe5xSuTpfi/xlhJEgUbbNf2eYuOj9Lz tBHGhEqXBqJo+3jldpXSsE07igiBO/CGdpG/1pHlHTeB/tgRo3fSaLX49MexC03ms1FAffZY YwedCZraxPDJRZIPz/7CrpnxLvu2ia5LmMe8Q3NzUY0yzG7IAhZ+b7hKtfKPPeNQt1YhB2wr WPa5WXpRBodMbRzzBLarC/x37+SzEsXXqoeOrbmpvFDvWS4hUk1BCMbZAadotC23xvWt9V3b hZ8FjAVhao4+VGvT9L9dwalu3PCtRkZM/JAHut/5AyTx6785weCGnNCXjNHcMYhtsI9WXotz FDht8ztLSxitvuSU331y1uPhTa7OCxQJmhbYyYBFFIB+4O6/9l1iQ/TRNF+FqLzlsfyBTz73 zGNqm45mqkXiskIka68+Dgrng6Rm3QAdSZtji2/Y45vxlkRiFKND2Bw1WXm0A==
- Ironport-hdrordr: A9a23:ZjhSGK+FakovlSCWpthuk+F7db1zdoMgy1knxilNoENuH/Bwxv rFoB1E73TJYW4qKQodcdDpAtjifZtFnaQFrLX5To3SJjUO31HYYL2KjLGSiQEIfheTygcz79 YGT0ETMrzN5B1B/L7HCWqDYpkdKbu8gcaVbI7lph8DIz2CKZsQljuRYTzrcHGeMTM2YabRY6 Dsg/avyQDBRV0nKuCAQlUVVenKoNPG0Lj8ZwQdOhIh4A6SyRu19b/TCXGjr1YjegIK5Y1n3X nOkgT/6Knmmeq80AXg22ja6IkTsMf9y+FEGNeHhqEuW3XRY0eTFcdcso+5zXUISdKUmRIXeR 730lAd1vFImjHsl6eO0F3QMkfboW8TAjTZuCKlaDPY0LDErXQBeoR8bMtiA2XkAwBLhqAC7I tbm22erJZZFhXGgWD04MXJTQhjkg6urWMlivN7tQ0XbWIyUs4nkWUkxjIiLL4QWCbhrIw3Gu hnC8/RoP5QbFOBdnjc+m1i2salUHg/FgqPBhFqgL3f7xFG2HRii0cIzs0WmXkNsJo7Vplf/u zBdqBljqtHQMMaZb90QO0BXcy0AGrQRg+kChPbHX33UKUcf37doZ/+57s4oOmsZZwT1ZM33I /MVVtJ3FRCD34Gyff+qaGj3iq9MFlVBw6du/22z6IJyYHUVf7sLTCJTkwono+pv+gfa/erKc qOBA==
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Thread-index: AQHYoB9g490kRgaofE+hh4IHFh3+f62PADAA
- Thread-topic: [PATCH] x86: limit issuing of IBPB during context switch
On 25/07/2022 13:09, Jan Beulich wrote:
> When the outgoing vCPU had IBPB issued upon entering Xen there's no
> need for a 2nd barrier during context switch.
>
> Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx>
That's already accounted for by opt_ibpb_ctxt_switch conditionally being
not set.
~Andrew
|
