[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH 0/2] x86/cpuid: expose MCDT_NO


  • To: xen-devel@xxxxxxxxxxxxxxxxxxxx
  • From: Roger Pau Monne <roger.pau@xxxxxxxxxx>
  • Date: Fri, 13 May 2022 12:34:58 +0200
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cJVuBkdSGC+1p8QkOTN2jFLWWi099Q4WwQFh47ImKJU=; b=OsgR5hst0aQ8rtugPju+GLbnpHu7YxhzTwFTAliao8OILoz+FA6GABezfPdtEepTWKgfDYVf1DJoYr8veaB3uV9baSmubPvgj+4vsxtXftS/mK+n7fV1Qjm7qwA8pEeAQ/lU9183Mr+/GuW5W5NJEnsV/BbFqAA+eTJUpjBXmn/ed4pPQTTrh7FforlIzicH8ElDGa8JYPx9GCHUDk7fiCVqzdaZTFoE8ehW9D9Kz2Yb9BZRUyqDIRESLMtM6fFcEmc6MuXglaYUY7gbZxgjGfrZb57RKPoDOtfK8L5RzKXGcPa5Nr+iGGn7Kzp21AN9QvaArs3bNCHAHwyVIlDvdQ==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=W+sYFPn3o5VAt0W5dtUM1diPHcgKkep6sc5xrgrdyWBGfG7hs88XeY17hCXYJETwRnbJqlN0HZHAvM7lXNYSu7Ixiyf8CelN8QBNyuefkIYmDDWRQ8/NG9IarRXUS4DUYRSGmzpE/ThWvrB3T1nrjNqhbijwOLtnM4Dsu2dXOGZ94rOPVIIdPKWcrPr8vjdcrYIrlHdK2dKwGM9qgoSQpEjz2F8I9bVUpDQMR94vMMG/l6IvmW5y0DQAZ6SXvmRMNhVaKzcTnTwV2NLAoLj7cJKm3dxiLYKxzYI1c3ACqL26u3GqKNCP4h9aimoGv+aoWIz8Kl8YtgeSYwz2HrfwHA==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
  • Cc: Roger Pau Monne <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Anthony PERARD <anthony.perard@xxxxxxxxxx>, Juergen Gross <jgross@xxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
  • Delivery-date: Fri, 13 May 2022 10:35:52 +0000
  • Ironport-data: A9a23:Sd86ZKmry27nKbyg2BmOWtLo5gyGJ0RdPkR7XQ2eYbSJt1+Wr1Gzt xJNWTvVM6vZYzP8e4okPdyypE4HusSGytcwHAo++S49EyMWpZLJC+rCIxarNUt+DCFioGGLT Sk6QoOdRCzhZiaE/n9BCpC48T8kk/vgqoPUUIYoAAgoLeNfYHpn2EsLd9IR2NYy24DkWljV4 LsenuWEULOb828sWo4rw/rrRCNH5JwebxtB4zTSzdgS1LPvvyF94KA3fMldHFOhKmVgJcaoR v6r8V2M1jixEyHBqD+Suu2TnkUiGtY+NOUV45Zcc/DKbhNq/kTe3kunXRa1hIg+ZzihxrhMJ NtxWZOYYA4DZafpxuAhSEN9CjAlG5dP6qSXGC3q2SCT5xWun3rE5dxLVRtzEahGv+F9DCdJ6 OASLy0LYlabneWqzbmnS+5qwMM+MM3sO4BZsXZlpd3bJa9+HdafHOOXtJkBg25YasNmRJ4yY +IDbjVidlLYagBnMVYLEpMu2uyvgxETdhUH8QjO+PNvvgA/yiRTj6bBAPaWQOCLbvsJhk2Im UOb4kPQV0Ry2Nu3jGDtHmiXrv/Cm2b3VZwfEJW89+V2mxuDy2oLEhoUWFCn5/6jhSaWRNZ3O 0ESvC00osAa9kOxScLmdwalu3PCtRkZM/JSGeAn7ACGyoLP/h2UQGMDS1Z8hMcOscY3QXkm0 wGPltawXzh36uTKEDSa66ueqi60NW4NN2geaCQYTAwDpd7+vIU0iRGJRdFmeEKosuDI9fjL6 2jihEADa3871qbnC43TEYj7vg+R
  • Ironport-hdrordr: A9a23:CJQqDKhLHs5bqs0jEYU7OylHtnBQXzx13DAbv31ZSRFFG/FwyP rCoB1L73XJYWgqM03I+eruBEBPewK/yXcT2/hoAV7CZniehILMFu1fBOTZslnd8kHFltK1tp 0QDpSWdueAamSS5PySiGfYLz9J+qj8zEnCv5a6854Cd3AIV0k2hD0JcTpzX3cGMzVuNN4cLt 6x98BHrz2vdTA+adm6PGAMW6zmq8fQnJzrTBYaD1p/gTP+xA+A2frfKVy1zx0eWzRAzfML9n XEqRXw4uGGv+ugwhHR+mfP59B9mcfnyPFEGMuQ4/JlXAnEu0KNXsBMSreCtDc6rKWG70srqs DFp1MaM8F6+xrqDxOIiCqo/zOl/Ccl6nfkx1Pdq2Dku9bFSDUzDNcErZ5FczPCgnBQ8e1U4e Zu5Sa0ppBXBRTPkGDW/N7TTSxnkUKyvD4LjfMTtXpCSoETAYUh57D3xHklX6voIRiKprzOSI JVfYDhDbdtABinhknizyVSKIfGZAVyIv+EKnJyyfB9nQIm30yR9HFou/D3rk1wiK7VdKM0md gsSp4Y8o2mbvVmGJ6VV91xNfdeNAT2MGPxGVPXB2jbP4c6HF+Ig6LLwdwOlZGXkdozvdMPpK g=
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

Hello,

First patch is about exposing MCDT_NO when announced by the hardware.
Second patch adds detection in Xen to expose the bit if the
family/model/stepping doesn't expose MCDT behavior.

Document about the feature can be found at:

https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/best-practices/data-operand-independent-timing-isa-guidance.html

Thanks, Roger.

Roger Pau Monne (2):
  x86/cpuid: expose MCDT_NO to guests
  x86/cpuid: set MCDT_NO for non-affected models

 tools/libs/light/libxl_cpuid.c              |  1 +
 tools/misc/xen-cpuid.c                      |  1 +
 xen/arch/x86/cpu/intel.c                    | 70 +++++++++++++++++++++
 xen/arch/x86/cpuid.c                        | 10 +++
 xen/include/public/arch-x86/cpufeatureset.h |  1 +
 5 files changed, 83 insertions(+)

-- 
2.36.0




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.