[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH] osstest: install irqbalance


  • To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>, <iwj@xxxxxxxxxxxxxx>
  • From: Roger Pau Monne <roger.pau@xxxxxxxxxx>
  • Date: Tue, 12 Apr 2022 13:28:59 +0200
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=bngOjZX9TjFtUO1OIs/aDJJxn47SxW4y9qiyFqNZ0Hk=; b=biNDQ4vFQ5r3mH4LX0dNFhMYV1oNsliDP6cLrn7dDDoiqhhqWsCmEe7RCbxxXzVoIiNffWhIhbibDqmS+UwyuWbki0J3VJYvyZIF6bNVZU2fNXHIn4fNOnhA8IWjM+sO8EtJSvI3q5a7kYSNWcraQOwcxzSNPRx/F5S2ig8tehpwMjS+E8Y/19D6Tb63xc37EiI7vpLAuuhxaqNNQQG+o/MTLzRYtzGYvwIX5jMGdOZK0I4ZMUsUK9xNSQ2vIMW/z5E39pGzC5rdFcpma2w7/Q3qjo6ErJJFMzHvW0vgE5gWpLEYhbz+E3c0UbjP9dH68rKyio959zURKlEVWIDzqQ==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Vv9qcO76/FHdf94e82A65+nH/YecezlRZ9sMXOf2zn0XwJ3F0nE0lI2J7EYnI/P0mJfEG5vGYNX3je4411pK0clQ9ciBXS1qx+gr1n6r+0OE8Ja3Wraz9HZ4mHTShWatb+N/OYqaymiC4orqUqR4fCJqe1ivbsrBL63rTqP7oLPhMMxjd7ca5AJBk2i4lmot2lt6se5mKMIZ1hc7Z2wHEmrxBUoUZIbEc/Q6RoRQwUMS8D3LBFHRF4HLBftBl9YgBlaAPk+A2VKj8RUZpI9N/unTVrncMdoppPVtfNQD8oEW3PwclbQx2JvmwKfX61Jvy7GU3xcZ0vElJo2TGS7ykg==
  • Authentication-results: esa3.hc3370-68.iphmx.com; dkim=pass (signature verified) header.i=@citrix.onmicrosoft.com
  • Cc: Roger Pau Monne <roger.pau@xxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>
  • Delivery-date: Tue, 12 Apr 2022 11:29:58 +0000
  • Ironport-data: A9a23:3H+Fh69GJTgY//OrinYNDrUDn36TJUtcMsCJ2f8bNWPcYEJGY0x3m mobCjzSM/aNZWH1etl3PNy3/UwDu5Pdx9VqHVc6pSs8E34SpcT7XtnIdU2Y0wF+jyHgoOCLy +1EN7Es+ehtFie0Si+Fa+Sn9T8mvU2xbuKU5NTsY0idfic5DnZ54f5fs7Rh2NQw3YHjW1rlV e7a+KUzBnf0g1aYDUpMg06zgEsHUCPa4W5wUvQWPJinjXeG/5UnJMt3yZKZdhMUdrJ8DO+iL 9sv+Znilo/vE7XBPfv++lrzWhVirrc/pmFigFIOM0SpqkAqSiDfTs/XnRfTAKtao2zhojx/9 DlCnYGIETkCDKTSorU6aihqCTNzFIwf/6CSdBBTseTLp6HHW37lwvEoB0AqJ4wIvO1wBAmi9 9RBdmpLNErawbvrnvTrEYGAhex6RCXvFJkYtXx6iynQEN4tQIzZQrWM7thdtNs1rp4eQ6iFN 5NFAdZpRCiQfi9VG3gTM7w3lsi0tyP4Vjh0i03A8MLb5ECMlVcsgdABKuH9eNaHWMFUlUawv X/d8iLyBRRyHN2AyxKV/3S0nOjNkCjnHoUIG9WQ5vNsxVGe2GEXIBkXTkeg5+m0jFakXNBSI FBS/TAhxZXe72TyEIO7BUfh5ifZ4FhMALK8DtHW9imQ8vLqyDSQGFJVaQdwWsY0ueYXHDs1g wrhc8zSORRjt7icSHS4/7iSrC+vNSV9EVLudRPoXiNevYC9/dhbYgbnC486TfXr1oGd9STYm WjikcQou1kEYSfnPY2f9EuPvT+jr4OhouUdtlSOBTLNAu+UieeYi22UBbrzsK4owGWxFADpU J04dy62tr5m4XalznHlfQn1NOv1j8tpyRWF6bKVI7Ev9i6251modp1K7Td1KS9Ba5hYKGCxM R+D4F4Lufe/2UdGi4ctPOpd7Oxwk8Dd+SnNDKiIPrKinLAsHON4wM2eTRHJhD28+KTduao+J Y2aYa6R4YUyUsxaIM6Nb75Fi9cDn3lmrUuKHMyT50n3gNK2OS/OIZ9YYQTmUwzMxP7dyOkj2 40EbJXiJtQ2eLCWXxQ7BqZPdQtaciVhXcmeRg4+XrfrHzeK0VoJUpf56bggZ5Zkj+JSkOLJ9 Wu6QUhW1Bz0gnivFOlAQio6AF8zdf6TdU4GABE=
  • Ironport-hdrordr: A9a23:1vDVyK1EvgtBaMvRS7pDDAqjBURyeYIsimQD101hICG9Lfb2qy n+ppgmPEHP5Qr5OEtApTiBUJPwJU80kqQFm7X5XI3SJzUO3VHHEGgM1/qF/9SNIVydygc/79 YeT0EdMqyIMbESt6+Ti2PZYrUdKbG8gdyVbIzlvhBQpG9RGsRdB1ATMHfnLqQ6fngxObMJUL 6nouZXrTupfnoaKuy9G3k+RuDG4/nGjojvbxIqDwMurFDmt0Lh1JfKVzyjmjsOWTJGxrkvtU DDjgzC/62m99W20AXV2WP/54lf3PHh1txALsqRjdV9EESkti+YIKBaH5GStjE8p++irH4sjd n3uh8le/9+7nvAF1vF1CfF6k3F6nID+nXiwViXjT/IusriXg83DMJHmMZwbgbZw1BIhqAw7I t7m0ai87ZHBxLJmyrwo/LSUQtxq0ayqX0+1cYOkn1kV5cEYrM5l/1UwKpsKuZOIMvG0vFoLA E3Z/uspcq+MGnqJEwxh1MfjOBFBR8Ib1e7qktrgL3m79EZpgE786Ii/r1vop4xzuNCd3B63Z W1Dk0RrsA3ciY3V9MIOA5Te7rBNoTyKSi8Q156Z26XVp06Bw==
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

Or else all interrupts will get bound to (v)CPU 0.

This doesn't cause issues on small boxes, but boxes with a non-trivial
amount of CPUs can struggle without interrupts being balanced across
available vCPUs, as the number of vCPUs offered to dom0 matches the
number of physical CPUs.

For example sabro boxes (Xeon Silver 4114 x 2 sockets) would sometimes
report timeouts which seem to be solved by using irqbalance in dom0.

irqbalance is also available on Arm, so install unconditionally.

Reported-by: Jan Beulich <jbeulich@xxxxxxxx>
Signed-off-by: Roger Pau Monné <roger.pau@xxxxxxxxxx>
---
 ts-host-install | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/ts-host-install b/ts-host-install
index 276c6af8..f79a1beb 100755
--- a/ts-host-install
+++ b/ts-host-install
@@ -139,7 +139,7 @@ END
 
     target_cmd_root($ho, "chmod 2775 /root");
 
-    target_install_packages($ho, qw(ed));
+    target_install_packages($ho, qw(ed irqbalance));
     if ($ho->{Arch} =~ m/^(?:i386|amd64)$/) {
        # We don't necessarily know the CPU vendor, but the Debian
        # packaged microcode doesn't mind us installing both.
-- 
2.35.1




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.