[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 0/9] IOMMU: XSA-373 follow-on
- To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Wed, 9 Jun 2021 11:25:50 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1UKKWmfXzIXaDaMFirhIX630AbZ84/Bj/Gao4GpCo0U=; b=UGAp8p9pHluo63lkw30wZmKznhgziIaUiO4B/yWqYl2jaQvJatzsgBX7iM17QbE5t5vdCa5x3BlQrWx0ZPwP8VgMwuyVU0UKjhH2kLGPnrJCOCmGSB0guAix5Y2H5++aDUVwYKfKNqDbp4U09SVxpRY/s/isua8LwDqnMrQv0XVkjyW5KskQwGK+12FpmFk7lHSZwkWnrJsnEtNEZlBJ4FGAyH8tJa0iEDtCab8Sc0tMplTpzIObRIOKnjeha8L5q0X99JrOB/xAJkFEw83UGbG/0iyAo1XW0lk5FhHay1tyDO/9EOOo2Abwd80XdVdXmVxkEDSZ4MYtf4XAqI0TiA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=X0uCyvYqmXF0J4qHZqBdPyzH1m+ZUQCZmgleEaHxpERY+935PiRMqhrRqoYgxn4/EkhO0s0siMNb7jEF5c443uxx2DQR5llO0KpLGnIH5UmZ3evT19Hfde54453QjOhkH2vCgV3jJPF9Oagf/RwVNwpgPTYK9nMd4XpcBgdPD1dBCp3/eSicRNpvbliAjZEuJhUuty08hLF+qAiIdU+aNJL+sdPUELEergh9+m0V2oQXNWC3/oDN1cBiapPpccQXrR+Ov+gZSoIvZ3Tv2HblspnXXSp9s/+DR5LS36ycfAVC5xNkIjSJGAI4yxkO58Z20wikwMBUhP/AQmzCS5NHsQ==
- Authentication-results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=suse.com;
- Cc: Paul Durrant <paul@xxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Kevin Tian <kevin.tian@xxxxxxxxx>
- Delivery-date: Wed, 09 Jun 2021 09:26:18 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
A number of further adjustments were left out of the XSA, for not
being a security concern (anymore in some of the cases, with the
changes put in place there). This is the collection, possibly
looking a little random in what it contains.
1: AMD/IOMMU: redo awaiting of command completion
2: AMD/IOMMU: re-work locking around sending of commands
3: VT-d: undo device mappings upon error
4: VT-d: adjust domid map updating when unmapping context
5: VT-d: clear_fault_bits() should clear all fault bits
6: VT-d: don't lose errors when flushing TLBs on multiple IOMMUs
7: VT-d: centralize mapping of QI entries
8: VT-d: drop/move a few QI related constants
9: IOMMU/PCI: don't let domain cleanup continue when device de-assignment failed
Jan
|
