[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3][4.15] x86: mirror compat argument translation area for 32-bit PV
- To: Jan Beulich <jbeulich@xxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- Date: Thu, 25 Feb 2021 12:52:37 +0000
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rhPANmBnHkkjRf1uO7PE2gOVdJwy8J+ccpi+jZLnQg4=; b=mnjNZgIiUUs2R0jNpqI1kXrqxTkHfqYelawnrhXB0fLGy7/mBc5+reDXFQ4Yd8YyM0XVG5QHXpYmEFmjypGuGg2hTNoc9+i5XLGXLttBAvOmwbfcsYNWIONX9w2o0yPQR60NB8ljIqIlWA1XsjWmOdBOIHDm4nXS8LkevLNo31h9krVNaMhFdcF54cXyr654LNL+c2pppspMMri5ABj9EfhhbS6xA39cQ7I3420ezu8/n8gelDRwHtcBymT1A++/gdK5NWXU03p1TG9KQt5PFg8WKhG8imn/Wp9N4+sfXxm/e5THFIuhmkJqV9vSPlPbRzyS45Hkd+LQRH/KAJo7HA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=VCweisxKdLCd4LgMKgSWnWI7XuiVN3rHbPJQEoRPUgBW0mcyvN36oOVp8STNtq++XWzx7z/erYJeJX77+BPMD1/CUJHB/xZMl/fQkEv97tJkxK2cRS/+qjHa6yq96sE3PvPae5fikulMETqJR7+ehJ6bDcGWgaMnhmVA9P8mguS4Ac08gwX0JGtRED2lxzW2slFrndtYBQyg7IF0g9yAKDfzkdxu3DgKW08GsA5z2bA1b2/bvS7jEsnZG4rnrFrNGMztBkK/q6QejlO/Mj9bOD3EuMQD4SS8tkzrBNin/pHfDXZLT54w2AmYrV6WKj0Jl6dYFYpNqGubTSTZ7jowJQ==
- Authentication-results: esa6.hc3370-68.iphmx.com; dkim=pass (signature verified) header.i=@citrix.onmicrosoft.com
- Cc: Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Ian Jackson <iwj@xxxxxxxxxxxxxx>
- Delivery-date: Thu, 25 Feb 2021 12:52:52 +0000
- Ironport-sdr: 7DRmsr11YTOSgorGKcPHhc6/WaXY+k5t7zPqCww2OeSOVanaETxKl2tb3OaZB9LJFOa5Lbqg4s +HSc9wdQaAh20qu7li57pRIjxUVyTc9rQAN62usxkaMNEZTCxOhungt81NHJUnYvpCNo5bxuuD aqt5km11enX7fJ1cXyQDJGvcD6Qrd+l6beB1zeWNo+r+ZK6Ye7oo6bRAi/aJUnYUR5S/mVYvTm Dn2KpTOrOzryq5DYSB1So2cpVHEz2wa/H4cwB/Z3fBEmlwrRbLP1hgnG81CPyOMPmbqYXfRNNb 068=
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 25/02/2021 09:30, Jan Beulich wrote:
> --- a/xen/include/asm-x86/config.h
> +++ b/xen/include/asm-x86/config.h
> @@ -170,7 +170,11 @@ extern unsigned char boot_edid_info[128]
> * Guest-defined use.
> * 0x00000000f5800000 - 0x00000000ffffffff [168MB, PML4:0]
> * Read-only machine-to-phys translation table (GUEST ACCESSIBLE).
> - * 0x0000000100000000 - 0x00007fffffffffff [128TB-4GB, PML4:0-255]
> + * 0x0000000100000000 - 0x000001ffffffffff [2TB-4GB, PML4:0-3]
> + * Unused / Reserved for future use.
> + * 0x0000020000000000 - 0x0000027fffffffff [512GB, 2^39 bytes, PML4:4]
> + * Mirror of per-domain mappings (for argument translation area; also
> HVM).
> + * 0x0000028000000000 - 0x00007fffffffffff [125.5TB, PML4:5-255]
> * Unused / Reserved for future use.
> */
>
> @@ -207,6 +211,8 @@ extern unsigned char boot_edid_info[128]
> #define PERDOMAIN_SLOTS 3
> #define PERDOMAIN_VIRT_SLOT(s) (PERDOMAIN_VIRT_START + (s) * \
> (PERDOMAIN_SLOT_MBYTES << 20))
> +/* Slot 4: mirror of per-domain mappings (for compat xlat area accesses). */
> +#define PERDOMAIN_ALT_VIRT_START PML4_ADDR(260 % 256)
4.
260 % 256 is pure obfuscation.
~Andrew
|
