[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: Purpose of translate MSI interrupt into INTx for guest passthrough


  • To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • Date: Tue, 12 Jan 2021 15:25:29 +0100
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Gjzr9TO2ZfQNGnkc+Oq7gn+vNyV9zHfJxuWejWGn6MI=; b=cyxYODYwONs5ivxbmD1Ng1x4UxmL5GImFtxCmmAlFZALz8MfVRYLp0hCa8SibKNiajxTRnPwdYi4wpq/XpKcHMJRcuFG1QoMxjjO0xzYU9XWFL7Xf4oQXDTZKowQtS9FZPhidEH95IYhAeH3yo+UaND7qn5dxWE0q6Foc5r2tvmXJr6zjprwiJk57bSeJFiaDQeawUmMx/lj+pM6sA+HpP+5pc9jOJRtYYorlGkYI196xuyxt8sl5nglYgRUpaDU3mTJNOdGrDP/4Lo0ZkZo8BjdsyQIqYpAAalpjFO+yRe/XkdgOT63fZ9Z1S0iFQ+EO6SDseNjsfK9lgFb+vsD0Q==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=NeZkZzl/iwmTvNurSkx26TU27hLqJwdwz0aY8+U6A5SJqovFqaqWaaAvoYT2uF2tr2LJXuRMsWR5a4IMumGAxEuW0meUkswVuTS0mevPyXS8bj9DQmymVwcVKQ3ymTEvgm4wrOOd57/kSZfY45suUBaZ1p4CpgzsGAHTNJWTJuSYsqWBrAGPhxpF/K5cCq0wNC1FtVY4fcwDMFS3pOHzPy7coTnG4si8DO5qvcU656i1mJy1U8PCwVcjv1gj0m9zyxSjngBZ7YWFDf3bpNjSD+cranVw02Izs27SiNwMgD3l6DSb35QQz9ysv530ns4oQq7ZcvNtBSIHQ6cZrRiytw==
  • Authentication-results: esa2.hc3370-68.iphmx.com; dkim=pass (signature verified) header.i=@citrix.onmicrosoft.com
  • Cc: Jan Beulich <jbeulich@xxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>
  • Delivery-date: Tue, 12 Jan 2021 14:25:46 +0000
  • Ironport-sdr: 1cF+Hc5mEQH//U4F2Kukk/DpiAOxOqZYeOcZq7po0UKrQMKp6FoEDc59jP7MnOhZCgU3GPZ91g V5+i5LFG5pYqqsm64tWL7vaxFPaWxG5acFPx6GSVu+XgYEp218RpNXsz1BRIGThGjODNbWjP1e 5abcYdjLWVtTh8Tgq+E6ipiKR+ym48FCr3NP9eoQfD2Np2fUQJ4cWUCpXFRPPq335Spcatcd32 aOk2aCyHUR+M5WMNwyP2iF7yl/2j7N8ENUXRHNK5/aVbQkAMepj+UvKtwn6zY4tDttQ6pnxVg4 G2A=
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

Dropping Qing He as this address bounces.

On Tue, Jan 12, 2021 at 03:10:57PM +0100, Roger Pau Monné wrote:
> Hello,
> 
> While trying to do some cleanup of the Xen interrupt support for pci
> pass though I came across the MSI to INTx translation that Xen is in
> theory capable of performing (ie: use a physical MSI interrupt source
> and inject that as an INTx to a guest).
> 
> AFAICT such functionality is not wired up to the toolstack, so it's
> hard to tell what's the indented purpose, or whether it has seen any
> usage.

So apparently it is wired up to the toolstack for qemu-traditional,
albeit it's disabled by default. There's some documentation in
xl-pci-configuration:

"When enabled, MSI-INTx translation will always enable MSI on the PCI
device regardless of whether the guest uses INTx or MSI."

So the main purpose seem to be to always use the MSI interrupt source
regardless of whether the guest is using INTx or MSI. Maybe the
purpose was to workaround some bugs when using INTx? Or buggy devices
with INTx interrupts?

qemu-upstream doesn't seem to support it anymore, so I would still
like to remove it if we get consensus.

Roger



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.