[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [XEN PATCH v1] xen/arm : Add support for SMMUv3 driver


  • To: Oleksandr Andrushchenko <Oleksandr_Andrushchenko@xxxxxxxx>
  • From: Bertrand Marquis <Bertrand.Marquis@xxxxxxx>
  • Date: Fri, 30 Oct 2020 16:08:26 +0000
  • Accept-language: en-GB, en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RjezaDM00I+46WbgQ4e7+hY68YD3206+DCBkgdUK+3o=; b=SRhiPAojAQDWCNhcDP6gX3txoL6PtWdSuq2TKGc1hddwQ7gKgHWewv8L117i2Y+DgNYuAfvJj+vt1IbPGHjs1SL1taIfIi82N+6VGKgf41zYFVPgphzPMoDR0aCM5aWkRfK+sbaV5iqTfIa+ac31W0Ij5AZqyYqB/w4LXcl42+fjQXkOHLuSuxwGZpzW3GYMyo5mVdMYNQP92xruYm/iqyGS9QX6/fqprHubUdttjKPEgYKI1WmECPdEfuR+bq9KvEL0E2YVXKSsLlip8+K5K8DbJVkqgZXJYDogQ8udg8bB6lLCZ6xCQJRVr7bs3BBIreVXEWcdLJUbe6tJ9yga7A==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cbPlOoEOMMS30jZZA6DlNBSt1sIK0kN8DfYLd2wZ/3R9WUTq36UGI4R5Q/2HHnnQ9Ne7gXRAFv3wOUzvRgcP0xCHd5DmooZylHPg5KovA4qh8PygmABgXzeKaG3d+2XGGrGgcdy9vByp3Eh/W6dS0A8mu9Ceg2Sc8PAomjL2zgM/Uo4fLcBD1AsveDy8jmzpYlBqbGLvBg3apG8PzyzlvnBEFn2zmn8TEP8Apon2a/8r0rp4OtV+iCzkT17HJuYtHH3FqMaZN4pt+yITeNcjqjfTPHVlhir3kEeF0eIszqW0v+YrchyAjsblKDkdQhAkX4R73FLQABEjbqI514uA3A==
  • Authentication-results-original: epam.com; dkim=none (message not signed) header.d=none;epam.com; dmarc=none action=none header.from=arm.com;
  • Cc: Rahul Singh <Rahul.Singh@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Paul Durrant <paul@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
  • Delivery-date: Fri, 30 Oct 2020 16:08:47 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Nodisclaimer: true
  • Original-authentication-results: epam.com; dkim=none (message not signed) header.d=none;epam.com; dmarc=none action=none header.from=arm.com;
  • Thread-index: AQHWoVvyGh0jWzCHpk6w/U7XN+08x6mwEIWAgABD5gCAAAQ9AIAAEmwA
  • Thread-topic: [XEN PATCH v1] xen/arm : Add support for SMMUv3 driver

Hi Oleksandr,

> On 30 Oct 2020, at 15:02, Oleksandr Andrushchenko 
> <Oleksandr_Andrushchenko@xxxxxxxx> wrote:
> 
> Hi,
> 
> On 10/30/20 4:47 PM, Rahul Singh wrote:
>> Hello Oleksandr,
>> 
>>> On 30 Oct 2020, at 10:44 am, Oleksandr Andrushchenko 
>>> <Oleksandr_Andrushchenko@xxxxxxxx> wrote:
>>> 
>>> Hi, Rahul!
>>> 
>>> On 10/20/20 6:25 PM, Rahul Singh wrote:
>>>> Add support for ARM architected SMMUv3 implementations. It is based on
>>>> the Linux SMMUv3 driver.
>>>> 
>>>> Major differences between the Linux driver are as follows:
>>>> 1. Only Stage-2 translation is supported as compared to the Linux driver
>>>>    that supports both Stage-1 and Stage-2 translations.
>>> First of all thank you for the efforts!
>>> 
>>> I tried the patch with QEMU and would like to know if my understanding 
>>> correct
>>> 
>>> that this combination will not work as of now:
>>> 
>>> (XEN) SMMUv3: /smmuv3@9050000: SMMUv3: DT value = eventq
>> I have limited knowledge about QEMU internals.As what I see from the logs, 
>> fault is occurred at early driver initialisation when SMMU driver is trying 
>> to probe the HW.
>> 
>>> (XEN) Data Abort Trap. Syndrome=0x1940010
>>> (XEN) Walking Hypervisor VA 0x40031000 on CPU0 via TTBR 0x00000000b8469000
>>> (XEN) 0TH[0x0] = 0x00000000b8468f7f
>>> 
>>> [snip]
>>> 
>>> If this is expected then is there any plan to make QEMU work as well?
>>> 
>>> I see [1] says that "Only stage 1 and AArch64 PTW are supported." on QEMU 
>>> side.
>> Yes as of now only Stage-2 is supported in XEN.If we have any requirement or 
>> use case that depends on Stage-1 translation we can support that also in XEN.
> The use case is below: PCI passthrough and various configurations including 
> SR-IOV which is possible with QEMU...

This is currently not in the list of configuration supported or that we have 
planned on our side to support.

But we would be more then happy to review any changes to enable this :-)

Regards
Bertrand

>> 
>>> 
>>> We are interested in QEMU/SMMUv3 as a flexible platform for PCI passthrough
>>> 
>>> implementation, so it could allow testing different setups and 
>>> configurations with QEMU.
>>> 
>>> 
>>> Thank you in advance,
>>> 
>>> Oleksandr
>>> 
>>> [1] 
>>> https://urldefense.com/v3/__https://patchwork.ozlabs.org/project/qemu-devel/cover/1524665762-31355-1-git-send-email-eric.auger@xxxxxxxxxx/__;!!GF_29dbcQIUBPA!h-EaE0OnSbXtLBSwIS311alDl7pn8sH7sihgIYqilM5-r-8kCH6USNNlLB3xhbzc6eczUOrhcw$
>>>  [patchwork[.]ozlabs[.]org]
>> Regards,
>> Rahul
> 
> Thank you,
> 
> Oleksandr




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.