[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] Re: [Xen-devel] [PATCH] x86/apic: fix disabling LVT0 in disconnect_bsp_APIC
On 17.01.2020 16:09, Roger Pau Monne wrote: > The Intel SDM states: > > "When an illegal vector value (0 to 15) is written to a LVT entry and > the delivery mode is Fixed (bits 8-11 equal 0), the APIC may signal an > illegal vector error, without regard to whether the mask bit is set or > whether an interrupt is actually seen on the input." > > And that's exactly what's currently done in disconnect_bsp_APIC when > virt_wire_setup is true and LVT LINT0 is being masked. By writing only > APIC_LVT_MASKED Xen is actually setting the vector to 0 and the > delivery mode to Fixed (0), and hence it triggers an APIC error even > when the LVT entry is masked. But there are many more instances where we (have a risk to) do so, most notably in clear_local_APIC(). The two step logic there is anyway somewhat in conflict with the citation above. Jan _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxxxxxxxxx https://lists.xenproject.org/mailman/listinfo/xen-devel
|
![]() |
Lists.xenproject.org is hosted with RackSpace, monitoring our |