[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xen-devel] [PATCH v3 8/8] x86/HVM: don't needlessly intercept APERF/MPERF/TSC MSR reads

To: Boris Ostrovsky <boris.ostrovsky@xxxxxxxxxx>
From: Jan Beulich <jbeulich@xxxxxxxx>
Date: Thu, 5 Sep 2019 08:31:25 +0200
Cc: Kevin Tian <kevin.tian@xxxxxxxxx>, Suravee Suthikulpanit <suravee.suthikulpanit@xxxxxxx>, Wei Liu <wl@xxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Jun Nakajima <jun.nakajima@xxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Roger Pau Monne <roger.pau@xxxxxxxxxx>
Delivery-date: Thu, 05 Sep 2019 06:31:30 +0000
List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 05.09.2019 01:16, Boris Ostrovsky wrote:
> On 9/3/19 5:42 AM, Jan Beulich wrote:
>>
>> For TSC I see little point in making the intercepts dynamic, hence they
>> get established right when a VMCB/VMCS gets created.
> 
> Why is this not treated in the same manner as rdtsc intercepts?

Oh, indeed - I'll change this.

Jan

_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxxx
https://lists.xenproject.org/mailman/listinfo/xen-devel

References:
- [Xen-devel] [PATCH v3 0/8] x86emul: further work
  - From: Jan Beulich
- [Xen-devel] [PATCH v3 8/8] x86/HVM: don't needlessly intercept APERF/MPERF/TSC MSR reads
  - From: Jan Beulich
- Re: [Xen-devel] [PATCH v3 8/8] x86/HVM: don't needlessly intercept APERF/MPERF/TSC MSR reads
  - From: Boris Ostrovsky

Prev by Date: Re: [Xen-devel] [PATCH v2 00/48] xen: add core scheduling support
Next by Date: [Xen-devel] [linux-linus bisection] complete test-amd64-i386-xl-shadow
Previous by thread: Re: [Xen-devel] [PATCH v3 8/8] x86/HVM: don't needlessly intercept APERF/MPERF/TSC MSR reads
Next by thread: Re: [Xen-devel] [PATCH v3 1/4] xen: use common output function in debugtrace
Index(es):
- Date
- Thread

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.