[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] Re: [Xen-devel] [PATCH V4 4/4] libxc: expose xsaves/xgetbv1/xsavec to hvm guest
On 25/08/15 11:54, Shuai Ruan wrote: > This patch exposes xsaves/xgetbv1/xsavec to hvm guest. > The reserved bits of eax/ebx/ecx/edx must be cleaned up > when call cpuid(0dh) with leaf 1 or 2..63. > > According to the spec the following bits must be reserved: > For leaf 1, bits 03-04/08-31 of ecx is reserved. Edx is reserved. > For leaf 2...63, bits 01-31 of ecx is reserved. Edx is reserved. > > Acked-by: Ian Campbell <ian.campbell@xxxxxxxxxx> > Signed-off-by: Shuai Ruan <shuai.ruan@xxxxxxxxxxxxxxx> > --- > tools/libxc/xc_cpuid_x86.c | 13 +++++++++---- > 1 file changed, 9 insertions(+), 4 deletions(-) > > diff --git a/tools/libxc/xc_cpuid_x86.c b/tools/libxc/xc_cpuid_x86.c > index e146a3e..73908b0 100644 > --- a/tools/libxc/xc_cpuid_x86.c > +++ b/tools/libxc/xc_cpuid_x86.c > @@ -210,6 +210,9 @@ static void intel_xc_cpuid_policy( > } > > #define XSAVEOPT (1 << 0) > +#define XSAVEC (1 << 1) > +#define XGETBV1 (1 << 2) > +#define XSAVES (1 << 3) > /* Configure extended state enumeration leaves (0x0000000D for xsave) */ > static void xc_cpuid_config_xsave( > xc_interface *xch, domid_t domid, uint64_t xfeature_mask, > @@ -246,8 +249,9 @@ static void xc_cpuid_config_xsave( > regs[1] = 512 + 64; /* FP/SSE + XSAVE.HEADER */ > break; > case 1: /* leaf 1 */ > - regs[0] &= XSAVEOPT; > - regs[1] = regs[2] = regs[3] = 0; > + regs[0] &= (XSAVEOPT | XSAVEC | XGETBV1 | XSAVES); > + regs[2] &= 0xe7; Shouldn't this 0xe7 be mask of xstate_feature bits? ~Andrew _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxx http://lists.xen.org/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |