[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xen-devel] Problem: Pattern with vertical colored lines on the dom0 screen


  • To: xen-devel@xxxxxxxxxxxxxxxxxxx
  • From: Eric Riser <eriser04@xxxxxxxxx>
  • Date: Fri, 8 Oct 2010 15:33:16 -0500
  • Delivery-date: Fri, 08 Oct 2010 13:34:16 -0700
  • Domainkey-signature: a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=mime-version:date:message-id:subject:from:to:content-type; b=P1FH3UaYGk4fafl7mARMijPPoyPXQzsc2a1pvMm0U5xnG8l31eSLYkDMG5zjNoaq8p KEBiexZFxSLWvL9EUL1/nlrFF/pqCjDOhsr4NltOl1rjQGD6o/C0d78qQEMHE9cU25zn c2WakZJud1qO6a/E4w/nKIIfeq0NyEKAsz0L4=
  • List-id: Xen developer discussion <xen-devel.lists.xensource.com>

Hello,
I'm experiencing the exact same problem described in this thread, except I'm having difficulty applying the patch provided. Can someone please provide some feedback on the proper method?
http://lists.xensource.com/archives/html/xen-devel/2010-09/msg01743.html

Am 30.09.2010 schrieb Kay, Allen M:
> Attached patch fixes dom0 graphics problem on Levnovo T410 when VT-d is 
> enabled.  The patch is derived from a similar quirk in Linux kernel by David 
> Woodhouse and Adam Jackson.  It checks for VT enabling bit in IGD GGC 
> register.  If VT is not enabled correctly in the IGD, Xen does not enable 
> VT-d translation for IGD VT-d engine.  In case where iommu boot parameter is 
> set to force, Xen calls panic().

This worked for my Fujitsu S760 too!
Thanks.
Dietmar.

> 
> Signed-off-by: Allen Kay allen.m.kay@xxxxxxxxx
> 
> -----Original Message-----
> From: Konrad Rzeszutek Wilk [mailto:konrad.wilk@xxxxxxxxxx] 
> Sent: Monday, September 27, 2010 9:47 AM
> To: Dietmar Hahn; Han, Weidong; Kay, Allen M
> Cc: Jean Guyader; xen-devel@xxxxxxxxxxxxxxxxxxx
> Subject: Re: [Xen-devel] Problem: Pattern with vertical colored lines on the 
> dom0 screen
> 
> On Mon, Sep 27, 2010 at 02:06:26PM +0200, Dietmar Hahn wrote:
> > Hi Jean,
> > 
> > many thanks for this hint! This saved me a lot of time searching through
> > the specs.
> > 
> > Am 24.09.2010 schrieb Jean Guyader:
> > > The problem we saw with that the bit 10 of the GCC (offset 0x52 on the
> > > PCH config space)
> > > wasn't set after the bios. This bit probably enable the shadow GTT
> > > (created with the GTT + vt-d).
> > 
> > Yes, the same problem here!
> > I found the following patch, maybe something similar would help here too?
> > https://patchwork.kernel.org/patch/132771
> 
> There looks to be another in the upstream kernels:
> 
> check_tylersburg_isoch
> > 
> > So I have to hit the bios development :-(
> 
> Well, we should probably provide a quirk check in the Xen code.
> 
> Copying the Intel folks to see if they any ideas on adding this in the Intel 
> VT-d
> code paths. Or they might have already a patch ready for this?
> > 
> > > The vertical stripes means GTT fault.
> > > 
> > > Jean
> > 
> > Many thanks!
> > Dietmar.
> > 
> 
-- 
Company details: http://ts.fujitsu.com/imprint.html
_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.