[PATCH] more tlb flush when vcpu migrates (was Re: [Xen-ia64-dev

To:

Tristan Gingold <Tristan.Gingold@xxxxxxxx>

Subject:

[PATCH] more tlb flush when vcpu migrates (was Re: [Xen-ia64-devel] [PATCH] add the definition of __cacheline_aligned and its variants (was Re: [PATCH] allow vcpu to move between pcpus))

From:

Isaku Yamahata <yamahata@xxxxxxxxxxxxx>

Date:

Tue, 4 Jul 2006 15:21:38 +0900

Cc:

xen-ia64-devel@xxxxxxxxxxxxxxxxxxx

Delivery-date:

Mon, 03 Jul 2006 23:21:58 -0700

Envelope-to:

www-data@xxxxxxxxxxxxxxxxxx

In-reply-to:

<200607031519.39132.Tristan.Gingold@xxxxxxxx>

List-help:

<mailto:xen-ia64-devel-request@lists.xensource.com?subject=help>

List-id:

Discussion of the ia64 port of Xen <xen-ia64-devel.lists.xensource.com>

List-post:

<mailto:xen-ia64-devel@lists.xensource.com>

List-subscribe:

<http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-ia64-devel>, <mailto:xen-ia64-devel-request@lists.xensource.com?subject=subscribe>

List-unsubscribe:

<http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-ia64-devel>, <mailto:xen-ia64-devel-request@lists.xensource.com?subject=unsubscribe>

References:

<200606220914.02813.Tristan.Gingold@xxxxxxxx> <200607031445.08018.Tristan.Gingold@xxxxxxxx> <20060703130023.GH10979%yamahata@xxxxxxxxxxxxx> <200607031519.39132.Tristan.Gingold@xxxxxxxx>

Sender:

xen-ia64-devel-bounces@xxxxxxxxxxxxxxxxxxx

User-agent:

Mutt/1.4.2.1i

On Mon, Jul 03, 2006 at 03:19:39PM +0200, Tristan Gingold wrote:
> Le Lundi 03 Juillet 2006 15:00, Isaku Yamahata a écrit :
> > On Mon, Jul 03, 2006 at 02:45:08PM +0200, Tristan Gingold wrote:
> > > Why not adding the 'int last_cpu' field in the struct arch_vcpu ?
> > > If two vcpus are running on the same cpu, the VHPT is always up to date.
> >
> > Since there is no gurantee that both two vcpu map
> > (rid, virtual address) to a same pseudo physical address,
> > VHPT and mTLB must be flushed everytime vcpu is switched.
> > If they aren't flushed, it is highly likey that the per cpu variable
> > area will be broken.
> You are correct about percpu area.

Probably now I understand whan you were seeing.
Please see the attached patch.

-- 
yamahata

10570:a55e5195e5f7_more_vcpu_migration.patch
Description: Text document

_______________________________________________
Xen-ia64-devel mailing list
Xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-ia64-devel

<Prev in Thread]

Current Thread

[Next in Thread>

Previous by Date:

RE: [PATCH] allow vcpu to move between pcpus (was Re:[Xen-ia64-devel]credit sched on ia64), Tian, Kevin

Next by Date:

[Xen-ia64-devel] [PATCH] fix domain_flush_vtlb_all(), Isaku Yamahata

Previous by Thread:

Re: [Xen-ia64-devel] [PATCH] add the definition of __cacheline_aligned and its variants (was Re: [PATCH] allow vcpu to move between pcpus), Tristan Gingold

Next by Thread:

Re: [PATCH] more tlb flush when vcpu migrates (was Re: [Xen-ia64-devel] [PATCH] add the definition of __cacheline_aligned and its variants (was Re: [PATCH] allow vcpu to move between pcpus)), Alex Williamson

Indexes:

[Date] [Thread] [Top] [All Lists]

WARNING - OLD ARCHIVES

xen-ia64-devel

[PATCH] more tlb flush when vcpu migrates (was Re: [Xen-ia64-devel] [PAT