WARNING - OLD ARCHIVES

This is an archived copy of the Xen.org mailing list, which we have preserved to ensure that existing links to archives are not broken. The live archive, which contains the latest emails, can be found at http://lists.xen.org/
   
 
 
Xen 
 
Home Products Support Community News
 
   
 

xen-ia64-devel

RE: [Xen-ia64-devel][PATCH] Enable SMP on VTI domain.

To: "Isaku Yamahata" <yamahata@xxxxxxxxxxxxx>
Subject: RE: [Xen-ia64-devel][PATCH] Enable SMP on VTI domain.
From: "Xu, Anthony" <anthony.xu@xxxxxxxxx>
Date: Thu, 29 Jun 2006 14:21:48 +0800
Cc: xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
Delivery-date: Wed, 28 Jun 2006 23:22:44 -0700
Envelope-to: www-data@xxxxxxxxxxxxxxxxxx
List-help: <mailto:xen-ia64-devel-request@lists.xensource.com?subject=help>
List-id: Discussion of the ia64 port of Xen <xen-ia64-devel.lists.xensource.com>
List-post: <mailto:xen-ia64-devel@lists.xensource.com>
List-subscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-ia64-devel>, <mailto:xen-ia64-devel-request@lists.xensource.com?subject=subscribe>
List-unsubscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-ia64-devel>, <mailto:xen-ia64-devel-request@lists.xensource.com?subject=unsubscribe>
Sender: xen-ia64-devel-bounces@xxxxxxxxxxxxxxxxxxx
Thread-index: AcaVFLwwqGH2jaw0QqO/KW3bAdMaZwGLu6kg
Thread-topic: [Xen-ia64-devel][PATCH] Enable SMP on VTI domain.
>From: Isaku Yamahata [mailto:yamahata@xxxxxxxxxxxxx]
>Sent: 2006?6?21? 17:25
>To: Xu, Anthony
>Cc: xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
>Subject: Re: [Xen-ia64-devel][PATCH] Enable SMP on VTI domain.
>
>
>On Thu, Jun 01, 2006 at 12:55:08PM +0800, Xu, Anthony wrote:
>
>> >> Or you mean the protection of global purge.
>> >> When a vcpu get IPI to purge TLB,
>> >> What it does is to invalid the TLB entry in VHPT,
>> >> but not remove the TLB entry.
>> >> There is no race condition.
>> >
>> >Is there any gurantee that the vcpu which recives IPI isn't touching VHPT?
>>
>> The vcpu which receives IPI can touch VHPT in the same time.
>> Because purge operation only sets the TLB entry invalid, like entry->ti=1.
>> That has the same philosophy with Tristan's direct purge
>
>Could you review the two attached patches?
>Purge function traverses the collision chain when IPI is sent.
>But there is a window when the assumption of the collision chain
>is broken.
>vmx_hpw_miss() has a race. ia64_do_page_fault() had a similar race before.
>
>--

Sorry for late response.

The second patch is good cleanup and improvement.

I don't understand the race condition the first patch fixes.

Could you please elaborate this?


Thanks,
Anthony


>yamahata

_______________________________________________
Xen-ia64-devel mailing list
Xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-ia64-devel