WARNING - OLD ARCHIVES

This is an archived copy of the Xen.org mailing list, which we have preserved to ensure that existing links to archives are not broken. The live archive, which contains the latest emails, can be found at http://lists.xen.org/
   
 
 
Xen 
 
Home Products Support Community News
 
   
 

xen-devel

Re: [Xen-devel] [PATCH] i386 linux: make 32-bit PAE kernel work when bui

>Not sure which spec you refer to but it definitely can happen, as 
>demonstrated by the infamous AMD GART problem some time back:
>http://lwn.net/2002/0124/a/athlon-agp-problem.php3 
>
>The above link gives plenty of detail, but briefly: The processor can 
>speculatively decide it's found a store instruction and thus 
>write-allocate an arbitrary cache line. This line will ultimately get 
>written back even if the speculative store never actually gets 
>executed.

Indeed, then this should be needed on native, too. I have to admit that
I hadn't read about x86 processors using speculative writes (Intel's SDM,
Vol 3, section 7.2.2 clearly doesn't say anything like that, and AMD doesn't
seem to have references to such behavior in their SDM either).

Jan

_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel

<Prev in Thread] Current Thread [Next in Thread>