This is an archived copy of the Xen.org mailing list, which we have preserved to ensure that existing links to archives are not broken. The live archive, which contains the latest emails, can be found at http://lists.xen.org/
Home Products Support Community News


Re: [Xen-devel] Custom Hardware Acceleration

To: BSD Lazarus <BSD@xxxxxxxxxxxxxx>, xen-devel@xxxxxxxxxxxxxxxxxxx
Subject: Re: [Xen-devel] Custom Hardware Acceleration
From: Jad Naous <jnaous@xxxxxxxxxxxx>
Date: Thu, 26 Jan 2006 13:32:53 -0800
Delivery-date: Fri, 27 Jan 2006 10:44:58 +0000
Envelope-to: www-data@xxxxxxxxxxxxxxxxxxx
In-reply-to: <43D937BD.1000309@xxxxxxxxxxxxxx>
List-help: <mailto:xen-devel-request@lists.xensource.com?subject=help>
List-id: Xen developer discussion <xen-devel.lists.xensource.com>
List-post: <mailto:xen-devel@lists.xensource.com>
List-subscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=subscribe>
List-unsubscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe>
References: <43D88DCD.4050006@xxxxxxxxxxxx> <43D937BD.1000309@xxxxxxxxxxxxxx>
Sender: xen-devel-bounces@xxxxxxxxxxxxxxxxxxx
User-agent: Thunderbird 1.5 (Windows/20051201)
Yes, if I do end up doing it on an FPGA, it would be open-source. However, I'm also open to suggestions that don't necessarily end up on a separate (from the CPU) standalone ASIC/FPGA, but should be integrated into the CPU.

For example, are there any processor instructions (extensions) Xen developers would like to see in future processors? I'm doing research into either including reprogrammable hardware into a CPU (research oriented) or on a separate chip that is close to the CPU (implementation), which could then be configured according to the application running on it.

Returning to the example I mentioned, the instruction could then be implemented on the FPGA so that Xen could use it. Any ideas similar to this would also be very interesting. Of course, the instruction idea is only limited to on-chip reprogrammable logic, but the concept for an off-chip FPGA is similar, but limited in communication speed with the CPU.

Btw, sorry if this is not the appropriate place to post this. I'd be happy to move it somewhere else if I'm asked to, but I thought that this would be of interest to Xen developers.


BSD Lazarus wrote:
Hello Jad,

Do you plan on an open-source FPGA design?

-- David

Jad Naous wrote:
Hi all,
I am exploring the possibility of designing a custom hardware acceleration solution using an ASIC or an FPGA to accelerate some part of Xen. Basically, I am looking for some part of the code that could be built in hardware to make it faster. Does anybody know where I could get some statistics on the code, such as the most called functions, the most parallelizable functions, etc... If you could think of something that would be useful in HW I would be very interested to know.

Xen-devel mailing list

Xen-devel mailing list