|  |  | 
  
    |  |  | 
 
  |   |  | 
  
    |  |  | 
  
    |  |  | 
  
    |   xen-ia64-devel
[Xen-ia64-devel] Where are DTR6 and DTRA defined and set? 
| Greetings,
Using a hardware probe while running an HVM guest, I examined
the Data TLB to see what TRs Xen had setup. It showed that
DTR0,2,4,6,A were valid. Searching the Xen source code, I
found these defined:
DTR0 = IA64_TR_KERNEL
DTR1 = IA64_TR_PERCPU_DATA
DTR2 = IA64_TR_CURRENT_STACK
DTR3 = IA64_TR_MAPPED_REGS
DTR4 = IA64_TR_SHARED_INFO
DTR5 = IA64_TR_VHPT
But these were not found:
DTR6 = ????
DTRA = ????
Can someone tell me where these DTRs are defined and
what code sets them up?
Thanks,
-Paul Leisy
_______________________________________________
Xen-ia64-devel mailing list
Xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-ia64-devel
 | 
 
| <Prev in Thread] | Current Thread | [Next in Thread> |  | 
[Xen-ia64-devel] Where are DTR6 and DTRA defined and set?,
Paul Leisy <=
 |  
| Previous by Date: | No test, No class, buy yourself Bacheelor/MasteerMBA/Doctoraate dip1omas, VALID in all countries bxsisc 0rm1, Luis Xenia |  
| Next by Date: | Re: [Xen-ia64-devel] Where are DTR6 and DTRA defined and set?, Isaku Yamahata |  
| Previous by Thread: | No test, No class, buy yourself Bacheelor/MasteerMBA/Doctoraate dip1omas, VALID in all countries bxsisc 0rm1, Luis Xenia |  
| Next by Thread: | Re: [Xen-ia64-devel] Where are DTR6 and DTRA defined and set?, Isaku Yamahata |  
| Indexes: | [Date]
[Thread]
[Top]
[All Lists] |  |  | 
  
    |  |  |