 Home |
Products |
Support |
Community |
News |
xen-devel
[Xen-devel] AMD extended migration CPU masks: why only on CPU 0?
| To: | <xen-devel@xxxxxxxxxxxxxxxxxxx>, Travis Betak <travis.betak@xxxxxxx> |
|---|---|
| Subject: | [Xen-devel] AMD extended migration CPU masks: why only on CPU 0? |
| From: | Tim Deegan <Tim.Deegan@xxxxxxxxxx> |
| Date: | Tue, 16 Feb 2010 17:43:52 +0000 |
| Cc: | |
| Delivery-date: | Tue, 16 Feb 2010 09:44:42 -0800 |
| Envelope-to: | www-data@xxxxxxxxxxxxxxxxxxx |
| List-help: | <mailto:xen-devel-request@lists.xensource.com?subject=help> |
| List-id: | Xen developer discussion <xen-devel.lists.xensource.com> |
| List-post: | <mailto:xen-devel@lists.xensource.com> |
| List-subscribe: | <http://lists.xensource.com/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=subscribe> |
| List-unsubscribe: | <http://lists.xensource.com/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe> |
| Sender: | xen-devel-bounces@xxxxxxxxxxxxxxxxxxx |
| User-agent: | Mutt/1.5.18 (2008-05-17) |
Hi Travis, In c/s 18402, the CPUID masks are only set once, on CPU 0. Can you explain why this doesn't have to happen on every core, or at least every socket? The white paper doesn't discuss it. Cheers, Tim. -- Tim Deegan <Tim.Deegan@xxxxxxxxxx> Principal Software Engineer, XenServer Engineering Citrix Systems UK Ltd. (Company #02937203, SL9 0BG) _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxxxxxxxx http://lists.xensource.com/xen-devel |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [Xen-devel] [PATCH] Mask AMD CPUID masks in software before writing them to the MSRs., Tim Deegan |
|---|---|
| Next by Date: | Re: [Xen-devel] Kernel 2.6.31.6 pv_ops freeze on start, Fantu |
| Previous by Thread: | [Xen-devel] [PATCH] Mask AMD CPUID masks in software before writing them to the MSRs., Tim Deegan |
| Next by Thread: | Re: [Xen-devel] AMD extended migration CPU masks: why only on CPU 0?, Wei Huang |
| Indexes: | [Date] [Thread] [Top] [All Lists] |
